Development of a high speed PCI data capture card for the SUNSAT I ground station by Van der Westhuizen, W. J. (Willem Joseas)
MARCH 2002
Development of a high speed
pel data capture card for the
SUNSAT I ground station.
WJ van der Westhuizen
THESIS PRESENTED IN PARTIAL FULFILMENT OF THE REQUIREMENTS
FOR THE MSc ENG (ELECTRONIC) DEGREE AT
THE UNIVERSITY OF STELLENBOSCH
SUPERVISOR: PROF. PJ BAKKES
Declaration
I, the undersigned, hereby declare that the work contained in this thesis is my original
work, and has never been submitted, in part or in its entirety, at any University, for
any requirements towards the achievement of any degree.
Stellenbosch University http://scholar.sun.ac.za
Abstract
The primary payload of the University of Stellenbosch's micro-satellite, SUNSAT I,
was a high quality imager, capable of taking stereoscopic images of the surface of
the earth. Although the orbit of SUNSAT I will have the satellite pass over the whole
earth, contact via the SUNSAT I ground station at the University will only be made for
3% of each day. To be able to photograph any part of the earth onboard memory
was provided on the satellite to store the image until it can be downloaded to the
ground station. A high speed downlink was also added to the satellite to be able to
download a complete image from the onboard memory in one pass and also to take
realtime pictures as the satellite passes over the ground station. At that stage there
was no way to capture the data at the ground station. A high speed digital data
capture mechanism was needed. The thesis discusses the development of a high
speed capture card.
Due to the high speeds needed it provided an excellent opportunity to develop the
card using the PCI bus, the first design to do so at the University, as an interface with
a computer. A prototype card was developed first to do proof of concept. It is shown
that the prototype card fulfilled the functional requirements and it was also used to
capture the first image from the complete satellite during the final tests before launch.
Finally a production card for use in the ground station was designed and assembled.
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Opsomming
Die hoof loonvrag van die Universtieit van Stellenbosch se eerste mikrosatelliet,
SUNSAT I, is "n hoë kwaliteit kamera wat stereoskopiese fotos van die oppervlak van
die aarde kan neem. Alhoewel die satelliet oor die hele oppervlakte van die aarde
gaan beweeg, is dit vir slegs 3% van die dag sigbaar vanaf die grondstasie by die
Universiteit van Stellenbosch. Om 'n foto van enige plek op aarde te kan neem is
daar aanboord geheue op die satelliet geplaas om die foto te stoor totdat dit by die
grondsatsie afgelaai kan word. "n Hoë spoed skakel is ook daargestelom die data
in die geheue van die satelliet in een verbyvlug te kan aflaai. Dit stel die satelliet ook
in staat om intydse fotos gedurende In verbyvlug van die satelliet te kan neem. Op
daardie stadium het daar nog nie "n manier bestaan om die hoë spoed data vas te
lê nie. In Meganisme om die hoë spoed digitale data te vang was nodig. Hierdie
tesis bespreek die ontwikkeling van so In data vang kaart.
Weens die hoë snelhede wat benodig word, het die PCI bus die ideale oplossing
gebied om die data teen "n hoë spoed op In persoonlike rekenaar te stoor. Dit was
ook die eerste ontwerp aan die Universiteit wat van die PCI bus gebruik gemaak het.
In die eerste instansie is In prototipe ontwikkel om te bewys dat dit wel moontlik is om
die data teen die benodigde tempo te kan stoor. Daar word gewys dat die prototipe
aan die behoefte voldoen en dit is ook gebruik om die eerste beeld vanaf die
volledige satelliet te vang voordat dit gelanseer is.
In die tweede instansie word In produksiekaart ontwikkel en aanmekaar gesit.
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Introduction
Chapter 1
In 1992 the Department of Electrical and Electronic Engineering at the University of
Stellenbosch embarked on a project of building their own micro satellite. The
satellite was aptly named SUNSAT, Stellenbosch UNiversity SATellite.
The primary payload of SUNSAT I is a high resolution imager, capable of taking
stereoscopic three colour images with a spatial resolution of 15m per pixel. The
three colour bands fall in the green, near-infrared and infrared sections of the
spectrum respectively, and can produce useful information relating to vegetation
cover on the earth's surface. The satellite also contains various secondary payloads
and experiments. These include a high accuracy GPS receiver, a scientific
magnetometer, star camera and a number of school experiments.
Figure 1.1 Delta II
Chapter 1. Introduction 1
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SUNSAT I was launched by NASA as a secondary payload on a Delta 2 launch
vehicle on 23 February 1999. The primary mission payload was an experimental
scientific satellite called ARGOS. Another secondary payload, which was a micro-
satellite from Denmark entitled 0rstedt, was launched with SUNSAT, and together
they were placed in a polar, low earth orbit with a perigee of 520km and an apogee
of 850km. Figure 1.1 shows the Delta" launch vehicle ready for launch.
The last communication with SUNSAT I took place on 19 January 2001. The cause
of the communications failure was that an irreversible, probably physical, failure had
occurred on the satellite. Nevertheless, the SUNSAT project exceeded all its original
goals during its lifespan of nearly two years.
Statisties from SUNSAT l's operational life:
• 696 days between launch at 10:29:55 UTe on 23 February 1999 and the last
contact at 15:22:37 UTe on 19 January 2001, giving 10027 orbits, or nearly
500 million kilometres
• 51 high-resolution images captured all over the globe, in 3 spectral bands and
15 m pixel sizes on ground
937 command diaries uploaded in operating SUNSAT
241700 telecommands executed successfully
161144 kB of whole orbit data (WOO) downloaded
94868 kB of GPS-data downloaded in support of JPL
7052 kB of data for the star camera experiment
3144 kB of APRS digilogs, renewing interest in APRS via satellite
1656 kB of Magnetometer data
888 kB of international school experimental data
Several hours of PAL videotape data of Southern Africa
•
•
•
•
•
•
•
•
•
Figure 1.2 shows one of the images captured from SUNSAT I.
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Chapter 1. Introduction 3
Sunsat Micro sateliita 15m rasolutlon 3 Band Colour Imaga
Hartswater Agricultural Area in Northern
cape
South Africa
Lat: -27.57 Long: 24.46
Date: 19/07/1999
Time: 10:49:45 UTe
Figure 1.2 Image downloaded from SUNSAT I
One of the ways that data can be downloaded from the satellite was via a high speed
S-band downlink. This high speed path makes it possible to download a complete
image from the satellite's onboard memory, on the RAM tray, in a single pass of the
satellite. It also provides the capability to take a realtime image as the satellite
passes over the ground station.
It is now possible to download the data at a very high tempo, but there was no way
to store the data for easy access. There was a need for an interface to capture the
incoming data and store it on a computer's hard disk. This provided the ideal
opportunity to develop a high speed PCI interface to capture the data.
The development of the PCI data capture card formed part of the SUNSAT I ground
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Chapter 1. Introduction 4
station project. Because of the tight time schedule and limited budget, the
development of the card had to follow a complete development cycle. The first step
was to develop a prototype to prove that the concept can be implemented. The
prototype was designed, implemented and tested. Only then was a final production
card designed. The designs of the final card had to be approved by a team of project
engineers in a design meeting before the PCB layout was done. After the layout was
done several checks were done on the PCB layout before it finally manufactured.
This document will follow this path that was followed to finally produce the populated
data capture card. Another purpose of this document is to serve as a manual to the
person using the data capture card for further development.
Stellenbosch University http://scholar.sun.ac.za
Chapter 2. Design of the prototype 5
Chapter 2
Design of the prototype
2.1 Specifications
The data that needs to be stored is in the form of a serial data stream with a strobe
line. The strobe signal is active low. At that stage the SUNSAT I orbit required a
data storage rate of 40Mb/s. The prototype has to be capable of handling an input
frequency of up to 40 MHz.
2.2 Functional description
Since the PCI bus has a 32-bit wide data bus, the serial data is first converted into
32-bit wide data packets which are then saved in the computers memory via the PCI
bus. By converting the incoming data stream in this way the frequency at which the
data needs to be stored is 32 times slower. For the serial data stream a bit had to
be saved every 25ns while for the 32-bit data stream BOOnsis available to store the
data before the next 32-bits has to be saved. As shown in figure 2.1, the FPGA
InCOmlng\ lj ~ J1. PCI Bus ~FPGA PCI PC
Data -v INTERFACE INTERFACElY 1/ \f -(
Figure 2.1 Prototype high level block diagram
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Chapter 2. Design of the prototype 6
interface is used to convert the incoming data into 32-bit packets and to control the
PCI interface to send the data to the computer. The PCI interface handles the
complexities of the PCI bus and allows the FPGA interface and the computer to
communicate with each other.
2.2.1 pel interface
In choosing a PCI chipset, the first choice was between a FPGA and an ASIC. At
that stage the only ASIC available in South Africa was the AMCC S5933 PCI
controller. Both ALTERA and XILINX provided their PCI cores for free, as long as it
is being used for academic purposes only. The PCI cores are already implemented
PCI controllers. These cores are very expensive, because it can be completely
customised to the specific application. The user's own application can also be
incorporated in the same FPGA, making the end product smaller and more cost
effective. One of the planned applications for the final data capture card is to be
used with other commercial applications of SUNSAT technology, which would mean
that the PCI core had to be bought from the FPGA vendor. At that stage the
prototype was urgently needed to test the satellite. This meant that a fast answer
had to be found. The solution came in form of the AMCC S5933 PCI Matchmaker
developer's kit. The kit provided everything needed to immediately commence the
design FPGA interface.
2.2.1.1 The AMCC 55933 Matchmaker PCI controller
The S5933 is a powerful and flexible PCI controller supporting several levels of
interface sophistication. At the lowest level, it can serve simply as a PCI bus target
with modest transfer requirements. For high-performance applications, the S5933
can become a Bus master to attain the PCI bus peak transfer capability of 132 MB/s.
The S5933 allows the designer to focus on the actual application, not debugging the
PCI interface.
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Chapter 2. Design of the prototype 7
The block diagram in figure 2.2 shows the major functional elements within the
85933. The S5933 provides three physical bus interfaces: the PCI bus, the add-on
bus and an optional external non-volatile memory. Data movement can occur
between the PCI bus and the add-on bus or the PCI bus and the non-volatile
memory. Transfers between PCI and add-on buses can take place through the
mailbox registers or the FIFOs, or can make use of the pass-thru data path. FIFO
transfers on the PCI bus can be performed eitherthrough software control orthrough
hardware, using the S5933 as bus master.
PCI
BUS
ADD·ON
INTERFACE
FIFO DATA BUS
r16/3~
MAILBOXES
BUFFER
1------------1 .. STATUS &
INTERRUPT
Figure 2.2 S5933 block diagram
The 85933 provides a simple, general-purpose interface to the add-on bus. The add-
on data path is a 32-bit bus. Data transfers to and from the S5933 internal registers
are accomplished through a chip select decode in conjunction with either a read or
write strobe.
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2.2.1.2 Signal descriptions
Figure 2.3 shows the complete list of the S5933 signal pins.
Table 2.1
S5933
PCLK BPCLK
INTA# IRQII
RST# SYSRST
AO(31:0J 00(31:0]
C/BE(3:0J# SELECT:!
(/) AOR(6:1J
:=l
co REQII 8E(3:0J#
cc GNT# ROil
U FRAME# WRII0
_J OEVSEL#
IROY# PTATN#
<'I TROYII PTBURST#
U 10SEL PTNUM(1:0J#
0.. PTBE(3:0J#
STOP# PTAOR#·
LOCK# PT'lvR
PTRDY#
PAR#
PERR# RDFIFO#
SERR# WRFIFO#
RDEMPTY
WRFULL
EA(15:0J
EO(7:O]
S5933 MODE
Control
FLT# EVVR#iSDA
SNV ERDI#SCL
8
S5933
Register
Access
S5933 signal description
Add-On Bus
f-----II~ Control
Pass-Thru
Controll
Access
Direct
FIFO
Access
Byte Wide
Config/BIOS Opt.
Serial
COllfiglBIOS Opt.
Signal Description
ClK Clock. The rising edge of this signals the reference upon which
all other signals are based. The maximum frequency is 33 MHz
and the minimum is 0 Hz
Figure 2.3 S5933 signal pins
Table 2.1 provides a description of the signals used by the prototype. For a complete
list refer to the S5933 datasheet provided on the attached CD, under
/DATASHEETS/AMCC.
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Chapter 2. Design of the prototype 9
DQ[31 :00] Datapath DQO - DQ31. These pins represent the datapath for
the add-on peripheral's data bus.
ADR[6:2] Add-on Adresses. These signals are the address lines to select
one of the 16 DWORD registers within the controller.
ADR[6:2] Register Name
o 0 000 Add-on Incoming Mailbox Reg. 1
o 0 0 0 1 Add-on Incoming Mailbox Reg. 2
000 1 0 Add-on Incoming Mailbox Reg. 3
000 1 1 Add-on Incoming Mailbox Reg. 4
o 0 1 o 0 Add-on Outgoing Mailbox Reg. 1
o 0 1 o 1 Add-on Outgoing Mailbox Reg. 2
o 0 1 1 0 Add-on Outgoing Mailbox Reg. 3
o 0 1 1 1 Add-on Outgoing Mailbox Reg. 4
o 1 000 Add-on FIFO Port
o 1 1 0 1 Add-on Mailbox Empty/Full Status
o 1 1 1 1 Add-on General Control/Status Register
BE[3:0]# Byte Enable. These pins provide for individual byte control
during register read or write operations.
SELECT# Select for the add-on interface.
WR# Write strobe.
RD# Read strobe.
WRFIFO# Write FIFO.
RDFIFO# Read FIFO.
WRFULL Write FIFO full. This pin indicates if the add-on-to-PCI FIFO is
able to accept more data.
BPCLK Buffered PCI clock.
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2.2.1.3 Operation registers
a PClbus
The PCI bus operation registers are mapped as 16 consecutive DWORD registers
located at the address space specified by the Base Address Register 0 of the PCI
bus. These locations are the primary method of communication between the PCI and
add-on buses. Data can be exchanged either through the mailboxes, transferred
through the FIFO in blocks under program control or under Bus master control. Table
2.2 lists the PCI bus operation registers.
Table 2.2 PCI bus operation registers
Abbreviation Register Name
OMB1 Outgoing Mailbox Register 1
OMB2 Outgoing Mailbox Register 2
OMB3 Outgoing Mailbox Register 3
OMB4 Outgoing Mailbox Register 4
IMB1 Incoming Mailbox Register 1
IMB2 Incoming Mailbox Register 2
IMB3 Incoming Mailbox Register 3
IMB4 Incoming Mailbox Register 4
FIFO FIFO register port (bidirectional)
MWAR Master Write Address Register
MWTC Master Write Transfer Count Register
MRAR Master Read Address Register
MRTC Master Read Transfer Count Register
MBEF Mailbox Empty/Full Status
INTCSR Interrupt Control/Status Register
MCSR Bus Master Control/Status Register
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For a detailed description of the PCI Bus Operation Register set refer to the S5933
datasheet provided on the attached CD, under /DATASHEETS/AMCC.
b Add-on bus
The add-on bus interface provides access to 18 DWORDs (72 bytes) of data, control
and status information. This register group represents the primary method for
communication between the add-on and PCI buses. The flexibility of this
arrangement allows a number of user-defined software protocols to be built. The
register structure is very similar to that of the PCI operation register set. The major
difference between the PCI bus and the add-on bus register sets are the absence of
bus master controls registers on the add-on side and the addition of two pass-through
registers. Table 2.3 lists the add-on interface registers.
Table 2.3 Add-on interface registers
Abbreviation Register Name
AIMB1 Add-on Incoming Mailbox Register 1
AIMB2 Add-on Incoming Mailbox Register 2
AIMB3 Add-on Incoming Mailbox Register 3
AIMB4 Add-on Incoming Mailbox Register 4
AOMB1 Add-on Outgoing Mailbox Register 1
AOMB2 Add-on Outgoing Mailbox Register 2
AOMB3 Add-on Outgoing Mailbox Register 3
AOMB4 Add-on Outgoing Mailbox Register 4
AFIFO Add-on FIFO Register Port
MWAR Bus Master Write Address Register
APTA Add-on Pass-Through Address Register
APTD Add-on Pass-Through Data Register
MRAR Bus Master Read Address Register
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AMBEF Add-on Mailbox Empty/Full Status Register
AINT Add-on Interrupt Control Register
AGCSTS Add-on General Control and Status Register
MWTC Bus Master Write Transfer Count Register
MRTC Bus Master Read Transfer Count Register
For a detailed description of the Add-On Bus Operation Register set refer to the
S5933 datasheet provided on the attached CD, under /DATASHEETS/AMCC.
eMailbox
The S5933 has eight 32-bit mailbox registers. The mailboxes are useful for passing
command and status information between the add-on and PCI bus. The PCI
interface has four incoming mailboxes (add-on to PCI) and four outgoing mailboxes
(PCI to add-on). The add-on interface has four incoming mailboxes (PCI to add-on)
and four outgoing mailboxes (add-on to PCI). The PCI incoming and add-on
outgoing mailboxes are the same, internally. The add-on incoming and PCI outgoing
mailboxes are also the same, internally.
The mailbox status may be monitored in two ways. The PCI and add-on interfaces
each have a mailbox status register to indicate the empty/full status of bytes within
the mailboxes. As the outgoing mailbox of the one interface is the incoming mailbox
of the other interface, the incoming mailbox status bits on one interface are identical
to the corresponding outgoing mailbox status bits on the other interface. A write to
an outgoing mailbox sets the status bits for that mailbox. Reading the incoming
mailbox clears all corresponding status bits forthat mailbox. The mailboxes may also
be configured to generate interrupts to the PCI and/or add-on interface.
The following list shows the relationship between the mailbox registers on the PCI
and add-on interfaces.
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PCI Interface Add-on Interface
OMB1 = AIMB1
OMB2 = AIMB2
OMB3 = AIMB3
OMB4 = AIMB4
IMB1 = AOMB1
IMB2 = AOMB2
IMB3 = AOMB3
IMB4 = AOMB4
MBEF = AMBEF
Figure 2.4 shows the timing diagram for a standard add-on register read, which is
used to read any of the add-on mailbox registers.
ADR[S:2]
OQ[31 :0] Valid Data Out
SELEen:
Figure 2.4 Add-on register read
Figure 2.5 shows the timing diagram for a standard add-on register write, which is
used to write to any of the add-on mailbox registers.
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OQ[3'1:0]
L...- .........x Val~ [);ria In
I
I
\~----------------~!IISELECT# \ #
Figure 2.5 Add-on register write
d FIFO
The 85933 FIFO interface allows a high degree of functionality and flexibility.
Different FIFO management schemes, end ian conversion schemes, and advance
conditions allow for a wide variety of add-on interfaces. Applications may implement
the FIFO as either a PCI target or program it to enable the 85933 to be a PCI bus
master.
The 85933 has two internal FIFOs. One FIFO is for PCI bus to add-on bus, the other
is for add-on bus to PCI bus transfers. Each of these has eight 32-bit registers. The
FIFOs are both addressed through a single PCI/Add-on Operation Register offset, but
which internal FIFO is accessed is determined by whether the access is a read or
write.
The add-on interface implements FIFO status pins to indicate the full and empty
conditions of the PCI to add-on and add-on to PCI FIFOs. The RDEMPTY and
WRFULL status outputs are always available to the add-on. Theirfunctions are listed
below.
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Signal Function
RDEMPTY Indicates empty condition of the PCI to add-on FIFO
WRFULL Indicates full condition of the add-on to PCI FIFO
The add-on interface also implements FIFO control pins to manipulate the 85933's
FIFOs. The RDFIFO# and WRFIFO# inputs are always available. These pins allow
direct access to the FIFO without generating a standard add-on register access using
RD#, WR#, 8ELECT#, address pins and the byte enables.
The FIFO may be accessed through the Add-on FIFO Port Register (AFIFO) read or
write. Depending on the device configuration, this register can be accessed either
synchronous to BPCLK or asynchronous to BPCLK. The default configuration for the
85933 is that the AFIFO is accessed asynchronous to BPCLK.
Figure 2.6 shows an asynchronous FIFO register RDFIFO# access.
DC{31:0] --..._.~ . { Valid Data Out ~,----""·Io')j'_""'--=F:=IF-::::-O-=Po'""':"in-:-g--Ad---',-: ya-Jl:)3S
RDFIFO;\t V. \JL~ __~C=~~~~====~~
RDEMPTY IL...-. S_ta_tus'._'Bd_"_O_f9_Re_t'I_, ~ "" _ ___J'-~ "BNStatus J
Figure 2.6 Asynchronous FIFO RDFIFO# access
2.2.2 FPGA interface
Due to the time frame in which the prototype was needed the FPGA tutor board
designed by Markus Leugner [LEU96] was used for the FPGA interface. This was
the most cost effective and least time consuming way of obtaining a FPGA that was
capable of meeting the logic density and clock frequencies that were required. The
tutor has an ALTERA EPF8636A FPGA and all the I/O pins are available for use. By
using the tutor it was possible to immediately start implementing the interface and not
spend time debugging the FPGA circuit.
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Chapter 3
Implementation of the prototype design
3.1 Hardware implementation
The 85933 provides several ways in which the add-on application can communicate
with the PCI bus. Since this was the first application to use the 85933 to interface
with the PCI bus a simple approach was used. The first implementation of the
prototype was done by using the 85933 mailbox registers. After the successful
implementation of the mailbox interface a more complicated FIFO register interface
was used. Although the FIFO may be either a PCI target or a PCI master, a target
implementation was done.
The FPGA interface design consists of two parts, as shown in figure 3.1.
FPGA INTERFACE
t.. DATA AMCC lA J, A ~I Incoming Data INTERFACE INTERFACE S5933 PCI8us~ l'l V .'l V
Figure 3.1 FPGA interface
The data interface handles the incoming serial data stream and then passes the
processed data on to the AMCC interface, which passes it on to the PCI bus through
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the S5933. The data interface is the same for both the mailbox and the FIFO
implementation.
The implementation of the data interface and then the AMCC interface is discussed
in the following sections. The mailbox implementation describes the use of the
S5933 mailbox registers and the FIFO implementation describes how the mailbox
registers are used in conjunction with the FIFO registers to transfer the data to and
from the PCI bus.
All FPGA implementations were done in VHDL using the ALTERA development
environment Max+plus II.
3.1.1 Data interface
Figure 3.2 shows the high level flow diagram of the data interface. As a bit is
received, it is shifted into a shift register. Once 32 bits have been received the data
in the shift register is stored in a temporary register. Then a flag is set to indicate that
the data is ready for further processing.
The following sections lists the external input signal and the internal signals used to
realize the complete interface. Then the implementation in VHDL is discussed.
Stellenbosch University http://scholar.sun.ac.za
Chapter 3. Implementation of the prototype design
Figure 3.2 High level flow
diagram: Data
interface
3.1.1.1 External inputs
The incoming data is in the form of a serial data stream and an associated strobe line
the external signal definitions are listed in table 3.1.
N
N
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Table 3.1 External inputs
Name Input! Type Description
Output
Data In in std_logic Incoming serial data stream-
Data Strb in std_logic Incoming data strobe signal-
3.1.1.2 Signals
Table 3.2 gives a list of all the signals used to implement the data interface as well
as a description.
Table 3.2 Signal definition
Name Type Initial Description
value
Data Counter Integer range 0 n/a Used to count the number of bits
to 31 received.
Shift_Reg Std_logic_vector n/a Used to implement a shift register
(31 downto 0) for the incoming data
Data Std_logic_vector n/a Used to implement a register to
(31 downto 0) hold the data after 32-bits was
received.
Data Valid Std_logic 0 Set when 32-bits was received.
3.1.1.3 VHDL implementation
Figure 3.3 shows the flow diagram of the data interface.
The incoming data is latched into a 32-bit long shift register. Once 32 bits have been
received the output of the shift register is latched into an internal register and
19
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Data_Valid is set to indicate that 32 bits were received.
N
Figure 3.3 Data interface flow
diagram
N
20
DATA_VALID = 0
DATA_COUNTER + 1
1= 31
SH IFT_REG(I) <=
SHIFT_REGel·1)
1= I· 1
Data_Strobe_Counter is the process that counts the incoming bits. As soon as a bit
arrives the counter is incremented. Since Data Counter is defined between 0 and
31, a cyclic counter is implemented.
N
DATA_COUNTER = 0
DATA<= SHIFT_REG
DATA_VALID = 1
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Data_Strobe _ Counter: process
begin
wait until Data_Strb'event and Data_Strb = '1';
Data_Counter <= Data_Counter +1;
end process Data_Strobe _ Counter;
The serial-in, parallel-out shift register is implemented in the Shift_Register process.
Figure 3.4 shows the logic implementation of the VHDL code.
DATA IN DSETQ CD
DATA STRB r>
CLR Q
LD ~~I Q C1
r>
CLR Q
LDSETQ C2
r>
CLR Q
I
I I I
I I I
I
L D5ET Q C31
~
CLR Q
Figure 3.4 Serial to parallel converter
Each time a new bit arrives the bits in the register are shifted to the next and the new
Stellenbosch University http://scholar.sun.ac.za
Chapter 3. Implementation of the prototype design 22
bit is added in position O.
Shift_Register: process
variable i: integer range 0 to 31;
begin
wait until Data Strb'event and Data_ Strb = '1';
for i in 31 downto 1 loop
Shift_ Reg (i) <= Shift_ Reg(i-1 );
end loop;
Shift_Reg(O) <= Dete ln;
end process Shift_Register;
When 32 bits have been received, it is latched into a 32-bit register. Data_Output
implements the register to which the received 32 bits are moved. Data Valid is also
set in the Data_Output process.
Data_ Output: process
begin
wait until Data Strb'event and Data_ Strb = '1';
if Data Counter = 0 then
Data_ Valid <= '1';
Data <= Shift_Reg;
else
Data_ Valid <= '0';
end it;
end process Data_Output;
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3.1.1.4 Simulations
Figure 3.5 shows the working of the shift register. As a bit is received, it is latched
in.
~: 2.72us 2.8us 2,OOus
I I
l Il 0J.IIDJlJIl) mDll ru 0lD1J1
Figure 3.5 Shift register simulation
Figure 3.6 shows that after 32 bits have been received, it is latched into a register
and Data_Valid is set.
Name: 7.2us 7.6us 8.0us 8.4us
1f1 Data 01010101010101010101010101010101 11111111111111111111111111111111
Figure 3.6 Data_Valid simulation
3.1.2 85933 interface
3.1.2.1 Mailbox implementation
Figure 3.7 shows the high level flow diagram for the S5933 Mailbox interface. Once
the flag that indicates that the data interface has received 32 bits is set, the mailbox
interface checks to see if the previous data send to the PCI bus was read. If not a
signal is set to indicate that 32 bits of data was lost. On the other hand if the
previous data was read by the PCI bus then the new data is written to the outgoing
mailbox register of the S5933.
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realize the complete interface. Then the implementation in VHDl is discussed.
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DATA LOST!
y
DATA=> AOMB
Figure 3.7 Mailbox implementation high
level flow diagram
a External inputs
Table 3.3 lists the signals used to interface with the S5933.
Table 3.3 Mailbox implementation S5933 interface signals
Name Input! Type Description
Output
ClK in std_logic Buffered PCI clock.
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DQ inout std_logic_vect S5933 data path.
or(31 downto
0)
ADR out std_logic _vect S5933 address lines.
or(6 downto 2)
BE out std_logic_vect S5933 byte enable lines.
or(3 downto 0)
Selct out std_logic S5933 select line.
RD out std_logic S5933 read strobe.
WR out std_logic S5933 write strobe.
DataError out std_logic Indicates that AOMB 1 has been
overwritten
b Signals
Table 3.4 gives a list of all the signals used to implement the mailbox interface as well
as a description.
Table 3.4 Mailbox implementation signals
Name Type Initial Description
value
Data_Valid_Flag std_logic 1 Indicates that incoming data is ready to
be written to the mailbox register.
PCI Counter integer n/a PCI clock counter.
range 0
to 2
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Data Read std_logic n/a Used to implement a register to store-
_vector(3 the data read from the S5933 interface.
1 downto
0)
Read_Flag std_logic 0 Set if data must be read from DO
Write_Flag std_logic 0 Set if data must be written to DO
MBox E F std_logic 0 Used to indicate when data was read- -
from the mailbox register.
Data_Read_Flag std_logic 0 Set when data was read.
Fin Read std_logic Set when finished reading AMBEF-
register.
Reset std_logic 0 Used to initialize Data_Valid_Flag
c VHDL implementation
The S5933's AMBEF register indicates if the data in the AOMB register was read by
the PCI bus. Bits 16 to 19 indicates if the data was read from AOMB 1. Figure 3.8
shows the state diagram of the state machine that reads the AMBEF register.
ADR <= 01101
SELCT <= 0
ADR c= 01101
SEL.L:T<= 0
WR <= 1 WR <= 1
RD <= 0
READ_F LAG <= 0
RD <= 0
R EAD_FLAG <= 1
SEL.L:T <= 1
WR <= 1
RD <= 1
READ _FLAG <= 0
Figure 3.8 AMBEF read state diagram
26
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This state machine is implemented by the following:
case PCI Counter is
when 0 =>
Be <= "0000";
AOR <= "01101";
Selct <= '0';
WR <= '1';
RO <= '0';
Read_Flag <= '0';
Write_Flag <= '0';
Fin_Read <= '0';
when 1=>
Read_Flag <= '1';
Write_Flag <= '0';
Fin_Read <= '0';
when 2 =>
Selct <= '1';
RO <= '1';
WR <= '1';
Be <= "1111 ";
AOR <= "00000";
Read_Flag <= '0';
Write_Flag <= '0';
Fin Read <= '1'·- ,
end case;
The add-on register read cycle can be completed in three clock cycles, as shown in
figure 3.8. The flow of the state machine is controlled by the counter implemented
in the Clock_Counter process:
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Clock_ Counter: process
begin
wait until clk'event and elk = '1';
if PCI Counter = 2 then
PCI Counter <= O·_ ,
else
PCI_ Counter <= PCI_ Counter + 1;
end it;
end process Clock_ Counter;
PCI_Counter is defined as an integer between 0 and 2, which means that 2 bits will
be used to implement PCI_Counter. That is why the IF-statement is necessary to
implement the 0 to 2 cyclic counter.
Data must also be written to the AOMB. The write cycle can also be completed in
three clock cycles, as shown in figure 3.9. Figure 3.9 shows the state diagram of the
state machine that is used to write data to AOMB 1.
PCI_COUNTER = 0 PCI_CO UNTER = 1
BE <= 0000
ADR <= 00100
SELCT <= 0
BE <:=0000
ADR <= 00100
SELCT <= 0
WR <= 1
RD <= 1
READ_FLAG <=0
WRITE_FLAG <= 1
WR <= 0
RD <= 1
READ..fLAG <= 0
WR ITE_FLAG <= 1
BE<=1111
ADR <= aaooo
SELCT <= 1
WR <= 1
RD <= 1
READ_F LAG <= 0
WR ITE_FLAG <= 0
Figure 3.9 AOMB write state diagram
28
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This state machine is implemented by the following:
case PCI Counter is
when 0 =>
Data_Read_Flag <= '0';
Be <= "0000";
ADR <= "00100";
Selct <= '0';
WR <= '0';
RD <= '1';
Read_Flag <= '0';
Write_Flag <= '1';
Fin_Read <= '1';
when 1=>
Data_Read_Flag <= '0';
WR <= '1';
Selct <= '0';
Read_Flag <= '0';
Write_Flag <= '1';
Fin_Read <= '1';
when 2 =>
Selct <= '1';
WR <= '1';
RD <= '1';
Be <= "1111";
ADR <= "00000";
Data_Read_Flag <= '1';
Read_Flag <= '0';
Write_Flag <= '0';
Fin_Read <= '0';
end case;
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Data is read and written to DO by setting the Read_Flag and Write_Flag signals. The
Set_DO process either read from or write to DO according the these two signals.
Set_DO: process
begin
if Read_Flag = '1' then
DO <= (others =>'Z');
Data_Read <= DO;
elsif Write_Flag = '1' then
DO <= data;
else
DO <= (others =>'Z');
end if,·
end process Set_DO;
When Read_Flag is asserted, DO is set to tri-state and then the data from the
AMBEF register is read to Data_Read. When Write_Flag is asserted, DO is set to
data. If none of these signals are asserted, DO is tri-stated.
After the AMBEF has been read, Fin_Read is asserted. The MBEF process checks
if the data that was written to AOMB 1 has been read by the PCI bus.
MBEF: process
begin
wait until Fin Read'event and Fin_Read = '1';
if (Data_Read(19) = '1') or (Data_Read(18) = '1') or
(Data_Read(17) = '1') or (Data_Read(16) = '1') then
MBox E F <= '0'·- - ,
else
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MBox E F <= '1'·_ _ ,
end it;
end process MBEF;
If the data has not been read, any of Data_Read(19:16) set, then Mbox_E_F is not
set. If the data has been read, thus the mailbox is empty, Mbox_E_F is set.
Data_Valid_Flag is one of the signals that determines when data can be written to the
AOMB 1 register. The Data_Valid_Process process generates the Data_Valid signal.
Data_ Valid_Process: process
begin
if Reset = '1' then
if Data Valid = '1' then
Data_ Valid_Flag <= '1';
elsif Data_Read_Flag = '1' then
Data_ Valid_Flag <= '0';
else
Data_ Valid_Flag <= Data_ Valid_Flag;
end if;
else
Data_ Valid_Flag <= '0';
end it;
end process Data_ Valid_Process;
The initial value for the Reset signal is zero. It is asserted as soon as the first bit is
received by the data interface. The Rset process generates the Reset signal.
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Rset: process
begin
wait until Data_Strb'event and Data_Strb = '1';
Reset <= '1';
end process Rset;
Table 3.5 is the output table for the Data_Valid_Process process.
Table 3.5 Output of the Data Valid Process process_ _
Reset Data_Valid Data_Read_Flag Data_Valid_Flag
0 x x 0
1 0 0 No Change
1 1 0 1
1 0 1 0
1 1 1 Invalid
When Reset is asserted and both Data_ Valid and Data_Read_Flag are not asserted
then Data_ Valid_Flag remains unchanged.
The Data_ Overflow process generates the DataError signal.
Data_ Overflow: process
begin
wait until Data_ Valid'event and Data_ Valid = '1';
if Data_ Valid_Flag = '1' then
DataError <= '1';
else
DataError <= '0';
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end it;
end process Data_ Overflow;
The data received by the data interface must be read from the AOMB 1 register
before the next 32 bits arrive. If this does not happen then those 32 bits are lost.
Thus if Data_ Valid is asserted while Data_Valid_Flag is still asserted, then the 32 bits
will be lost and DataError is asserted.
The Data_IO process determines when data is read and written to the add-on
interface registers of the 85933.
Data_IO: process
begin
wait until clk'event and elk = '1';
if MBox E F = '0' or Fin Read = '0' then
Data_Read_Flag <= '0';
Read AMBEF state machine
elsif MBox_E_F = '1' and Fin_Read = '1' and Data_ Valid_Flag = '1' then
Write AOMB 1state machine
else
Data_Read_Flag <= '0';
Selct <= '1';
WR <= '1';
RD <= '1';
Be <= "1111 ";
ADR <= "00000";
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Read_Flag <= '0';
Write_Flag <= '0';
Fin_Read <= '0';
end if;
end process Data_lO;
Figure 3.10 shows the flow diagram of this process.
If the data have not been read from AOMB 1, indicated by Mbox_E_F = 0, or data
was written to the AOMB 1, indicated by Fin_Read = 0 then the Data_Read_Flag is
cleared and the AMBEF is read. Also if the previous data were read from AOMB 1,
Mbox_E_F = 1, and if AMBEF was read, Fin_Read = 1, and 32 bits are available,
Data_Fin_Flag = 1, then the data is written to AOMB 1.
A complete code listing is provided in appendix A 1 and the pinout of the Mailbox
interface is provided in appendix A2.
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N
N
N
Figure 3.10 Data_lO process flow
diagram
N
N
DATA_READ_FLAG <=0
SEL.J:T <= 1
WR <= 1
RD <= 1
BE <= 1111
ADR <= omoo
READ_FLAG <= 0
WRITE_FLAG <= 0
FIN_R EAD <= 0
35
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Max+plus II reported the maximum frequencies for Data_Strb and Clk as follow:
Clk: 38.61 MHz and Data_Strb: 59.52MHz.
Figure 3.11 shows the simulation of the read cycle of the AMBEF register and the
write cycle to the AOMB register.
d Simulations
4.4usName:
ClK
Data Strb
Data In
- DataError
Selct
RD
- WR
ADR
BE
DQ
• Data_Counter
• PCI_ Counter
Figure3.11 Mailbox implementation read and write cycle
For the write cycle Selct and WR are driven low and for the read cycle Selct and RD
are driven low.
Figure 3.12 shows that the implementation waits until the data currently in the AOMB
is read (bits 16 to 19 of the AMBEF register must be zero) before the new data is
written to the register.
4.1 us 4.2us 4.3us 4.5us 4.6us
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3.0us 3.1us 3.2us 3.3us 3.4us 3.5us 3.6us 3.7us 3.8us 3.9us 4.Ous 4.1us 4.2us 4.3us
Figure 3.12 Wait until data is read from AOMB
If the data is not read from AOMB before the new data is available then the new data
is lost and Data_Error is asserted, as shown in figure 3.13.
2.1us 2.2us 2.3us 2.4us 2.5us 2.6us 2.7us 2.Bus 2.9us 3.Dus
- ClK
Data_Slrb
_, Data_In
~ DataError
Selet
RD
WR
ADR
DO
lill" Data_Counter ~~~~~~~~~~~~~~~~~~~~~~~lill" PCI_Counter 1
01101 01101
0000
Figure 3.13 Data is lost and Data Error is asserted
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3.1.2.2 FIFO implementation
For the FIFO implementation the mailbox registers are used in conjunction with the
FIFO register. With the mailbox implementation only one 32-bit register is available
to transfer the captured data to the PCI bus. The FIFO provides eight 32-bit
registers, which can be used as a buffer. If the PC was unable to read the data from
the register before the next one arrives the data is not lost. This added advantage
also comes with a cost, the logic needed to implement the interface is more complex.
For the FIFO implementation the mailbox registers are used in conjunction with the
FIFO register. As with the mailbox implementation the software that runs on the PC
polls the MBEF register to determine if data is available to be stored. With the
mailbox implementation the register had to be polled after each time that data were
read from the 1MB 1 of the PCI bus interface. With the FIFO implementation the
MBEF still needs to be polled, but only after four 32-bit reads have been performed.
This reduces the amount of time needed before the next data can be read.
Figure 3.14 shows the high level flow diagram for the FIFO implementation.
The AIMB 1 is used as a way to switch the interface on and off. After the data have
been received the AIMB 1 is checked. If the interface has been turned on then the
data is stored in the FIFO. This is done four times. Thereafter a write is done to the
AOMB 1 register. The data written to AOMB 1 are never read by the PC it is only
done to set the appropriate bits in the MBEF, so that the software will start reading
the data from the FIFO.
The following sections lists the external input signal and the internal signals used to
realise the complete interface. Then the implementation in VHDL is discussed.
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Figure 3.14 FIFO implementation high level
flow diagram
a External inputs
N
Table 3.6 lists the signals used to interface with the S5933.
Table 3.6 FIFO implementation S5933 interface signals
N
N
39
DATA ERROR I<l---<
Name Input! Type Description
Output
ClK in std_logic Buffered PCI clock.
DO inout std_logic_vecto S5933 data path.
r(31 downto 0)
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ADR out std_Iogic_vecto S5933 address lines.
r(6 downto 2)
BE out std_logic_vecto S5933 byte enable lines.
r(3 downto 0)
Selct out std_logic S5933 select line.
RD out std_logic S5933 read strobe.
WR out std_logic S5933 write strobe.
Status out std_logic Indicates if data is being captured
WRFULL in std_logic Indicates whether the add-on -to-PCI
bus FIFO is able to accept more data.
RDFIFO out std_logic S5933 FIFO read
WRFIFO out std_logic S5933 FIFO write
b Signals
Table 3.7 gives a list of all the signals used to implement the mailbox interface as well
as the description.
Table 3.7 FIFO implementation signals
Name Type Initial Description
value
FIFO Counter integer range 0 to 3 nla Increments each time data
is written to the FIFO
register.
Data_Valid_Sync_ std_logic nla Used as a clear signal.
Reset
Data_Valid_Async std_logic nla Used to generate the sync
Out signal._
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Data_Valid_Sync std_logic n/a Sync version of
Data Valid.
Data Read std_logic _vector(31 n/a Used to store data read
downto 0) from the AMBEF.
Read_Flag std_logic 0 Set if data is read from
Da.
Write_Flag std_logic 0 Set if data is written to DO.
DO_FIFO std_logic n/a Set when a FIFO write
transactions is performed.
OO_AMBEF std_logic n/a Set when a mailbox status
register read transaction is
performed.
DO_AOMB std_logic n/a Set when a mailbox write
transaction is performed.
Write FIFO std_logic n/a Set to write data to FIFO.
Read FIFO std_logic n/a Set to read data from
FIFO.
FIFO_Ready std_logic n/a Set when 4 * 32-bit data
have been received.
FIFO_Ready_Sync std_logic n/a FIFO_Ready synced to
elk.
FIFO_Ready_Sync std_logic n/a Used as a clear signal.
-Reset
FIFO_Ready_ std_logic n/a Used to generate the sync
Async_Out signal.
Reset std_logic n/a Sets state machines to a
default known state.
Not FIFO std_logic n/a Set when finished
accessing the FIFO.
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Data Fin Read std_logic n/a Set when finished
checking AIMB.
FIFOState FIFO_DefaultState, n/a Defines the possible
Type FIFO_s1, FIFO_s2, states of the state
FIFO_s3, FIFO_s4 machine.
FIFOState FIFOState_ Type n/a The current state of the
state machine.
AIMBState AIMB_Defau ItState, n/a Defines the possible_
Type AIMB_s1, AIMB_s2 states of the state
machine.
AIMBState AIMBState_ Type n/a The current state of the
state machine.
AOMBState_ Type AOMB DefaultState n/a Defines the possible
, AOMB_s1, states of the state
AOMB s2 machine.
AOMBState AOMBState_ Type n/a The current state of the
state machine.
AIMB Selct std_logic n/a Used to assert Select.
AIMB RD std_logic n/a Used to assert RD.
AIMB WR std_logic n/a Used to assert WR.
AIMB Be std_logic n/a Used to set Be.
AIMB ADR std_logic n/a Used to set Adr.
AOMB Selct std_logic n/a Used to assert Select.
AOMB RD std_logic n/a Used to assert RD.
AOMB WR std_logic n/a Used to assert WR.
AOMB Be std_logic n/a Used to set Be.
AOMB ADR std_logic n/a Used to set Adr.
Make Z std_logic n/a Tri-states Da.
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Data_Valid is set by the data interface as soon as 32 bits have been received. The
data interface's timing is provided by the Data_Clk and the FIFO interface's by Clk,
which is the PCI clock. In order for the FIFO interface to be able to use the
Data_Valid signal reliably, it is necessary for the Data Valid signal to be
synchronised to the PCI clock.
Figure 3.15 shows the logic implementation that synchronises an incoming signal
Async_ln with a clock signal Clk.
As shown in the timing diagram in figure 3.15, as soon as Async_ln is asserted, the
output of the positive-edge-triggered D flip-flop A, Async_ Out, is driven high as well.
Asyn_Out will stay in this state until the clear signal is asserted. The output of flip-
flop B, Sync_Out will only be asserted on a positive-edge of clk if Async_Out is
asserted . Sync_Out is also directly connected to the clear signal of flip-flop A. When
Sync_Out is asserted flip-flop A is cleared.
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Figure 3.15 Synchronise a signal to a clock
The VHDL implementation for the logic in figure 3.15 is as follow:
43
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Flip_Flop_A: process(Sync_Reset, Async_ln)
begin
if Sync_Reset = '0' then
Async_Out <= '0';
elsif Async_ln'event and Async_ln = '1' then
Asyn c_Out <= '1';
end if;
end process Flip_Flop_A;
Flip_Flop_B: process
begin
wait until clk'event and clk = '1';
if Async_Out = '1' then
Sync_Reset <= '1';
Sync_Out <= '1';
else
Sync_Reset <= '0';
Sync_Out <= '0';
end if,"
end process Flip_Flop_B;
Flip-flop A is implemented in the Flip_Flop_A process, while flip-flop B in the
Flip_Flop_B process. A change in the signal in brackets after the declaration of the
process will trigger that process. The Flip_Flop_A process is triggered by a change
in Sync_Reset and Async_ln.
This method of synchronisation is used to synchronise Data_Valid with elk. The
synchronised version of Data_Valid is Data_Valid_Sync.
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The next step in the process is to check the AIMB 1 to find out if the command has
been given to continue capturing or wait. Figure 3.16 shows the state diagram of the
AIMB state machine that reads the AIMB 1.
This state diagram is implemented in the AIMB_State_Machine process. AIMBState
is declared of type AIMBState_ Type. This means that the state machine can have
the following states: AIMB_DefaultState, AIMB_s1 and AIMB_s2.
It is necessary to ensure that all state machines are initialised in a known state. The
reset signal is used in all the state machines to ensure that they will initialise in the
default state. The Res process is used to generate the Reset signal.
DATA_VALlD_SYNC = 0
Figure 3.16 AIMB read state diagram
res: process
begin
wait until Data_Strb'event and Data_Strb = '1';
reset <= '1';
end process res;
As soon as the first data bit is received the Reset signal is asserted.
45
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The AIMB_State_Machine process uses the Reset signal to set the state machine
to the AIMB_DefaultState at initialisation. As soon as Data_Valid_Sync is asserted
the state changes to AIMB_s1, then AIMB_s2 and then back to AIMB_DefaultState.
The three states are necessary to complete a read cycle to the S5933's add-on
interface register.
The VHDL implementation for the AIMB_State_Machine process is as follow:
AIMB_State_Machine: process(Clk)
begin
if reset = '0' then
AIMBState <= AIMB_DefaultState;
elsif (Clk'event and Clk = '1? then
case AIMBState is
when AIMB DefaultState =>
if Data_ Valid_Sync = '1' then
AIMBState <= AIMB_s1;
else
AIMBState <= AIMB_DefaultState;
end if;
when AIMB s1 =>
AIMBState <= AIMB_s2;
when AIMB s2 =>
AIMBState <= AIMB_DefaultState;
end case;
end if,'
end process AIMB_State_Machine;
The AIMB_Signals process sets the signals used to generate the external outputs.
Table 3.8 show the output table for each state.
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Table 3.8 AIMS Signals process outputs-
AIMS_DefaultState AIMS s1 AIMS s2
AIMS Selet 1 0 0
AIMS WR 1 1 1
AIMS RD 1 0 0
AIMS Se 1 0 0
AIMS ADR 0 1 1
DQ_AIMS 0 0 1
Data_Fin_Read 0 0 1
The VHDL implementation of table 3.8:
AIMB_Signals: process
begin
wait until Clk'event and Clk = '1';
case AIMBState is
when AIMB DefaultState =>
AIMB_Selet <= '1';
AIMB_WR <= '1';
AIMB_RD <= '1';
AIMB_BE <= '1';
A IMB_A DR <= '0';
DO_AIMB <= '0';
Data_Fin_Read <= '0';
when AIMB s1 =>
AIMB Selet <= '0'·- ,
AIMB WR <= '1'·- ,
AIMB RD <= '0'·- ,
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AIMB BE <= '0'·- ,
AIMB ADR <= '1'·- ,
DO AIMB <= '0'·- ,
Data Fin Read <= '0'·- - ,
when AIMB s2 =>
AIMB Selct <= '0'·- ,
AIMB_WR <= '1';
AIMB_RD <= '0';
AIMB_BE <= '0';
A IMB_A DR <= '1';
DO_AIMB <= '1';
Data_Fin_Read <= '1';
end case;
end process AIMB_Signa/s;
The AIMB 1 is used as a control register for the FIFO implementation. It provides a
way for the software to enable and disable the capturing of data. The
FIFO_State_Machine process controls the state machine that writes data to the
FIFO. Figure 3.17 shows the state diagram for the FIFO state machine.
The state machine has the following states: FIFO_DefaultState, FIFO_s1, FIFO_s2,
FIFO_s3, FIFO_s4. Reset is used to initialise the state machine to the default state,
FIFO_DefaultState. The state changes to FIFO_s1 as soon as Data_Fin_Read is
asserted. The content that was read from AIMB 1 determines the next state. If bits
o to 3 are equal to '0101' then the next state will be FIFO_s2, if not the state is
returned to FIFO_DefaultState. FIFO_s2, FIFO_s3 and FIFO_s4 are used to write
data to the FIFO register. Once the asynchronous write cycle has completed the
state is set back to FIFO DefaultState.
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DATA_FIN_READ =0
Figure 3.17 FIFO state machine state diagram
The VHDL implementation for FIFO_State_Machine is as follow:
FIFO_State_Machine: process(Clk)
begin
if reset = '0' then
FIFOState <= FIFO_DefaultState;
elsif (Clk'event and Clk = '1') then
case FIFOState is
when FIFO DefaultState =>
if Data Fin Read = '1' then
FIFOState <= FIFO_s1;
else
FIFOState <= FIFO_DefaultState;
end if;
when FIFO s1 =>
if (Data_Read(O) = '1') and (Data_Read(1) = '0') and
49
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(Data_Read(2) = '1') and (Data_Read(3) = '0') then
FIFOState <= FIFO_s2;
Status <='0';
else
FIFOState <= FIFO_DefaultState;
Status <='1';
end it;
when FIFO s2 =>
FIFOState <= FIFO_s3;
when FIFO s3 =>
FIFOState <= FIFO_s4;
when FIFO s4 =>
FIFOState <= FIFO_DefaultState;
end case;
end if;
end process FIFO_State_Machine;
The FIFO_Signals process sets the signals used to generate the external outputs.
Table 3.9 show the output table for each state.
Table 3.9 FIFO Signals process outputs_
FIFO_DefaultState FIFO s1 FIFO s2 FIFO_s3 FIFO_s4
DQ_FIFO 0 0 1 1 1
Read_FIFO 0 0 0 0 0
Write_FIFO 0 0 0 1 0
Not_FIFO 1 1 1 1 0
The VHDL implementation of table 3.9:
FIFO_Signals: process
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begin
wait until Clk'event and Clk = '1';
case FIFOState is
when FIFO DefaultState =>
DO_FIFO <= '0';
Read_FIFO <= '0';
Write_FIFO <= '0';
Not_FIFO <= '1';
when FIFO s1 =>
DO_FIFO <= '0';
Read_FIFO <= '0';
Write_FIFO <= '0';
Not_FIFO <= '1';
when FIFO s2 =>
DO_FIFO <= '1';
Read FIFO <= '0'·- ,
Write_FIFO <= '0';
Not_FIFO <= '1';
when FIFO s3 =>
DO_FIFO <= '1';
Read_FIFO <= '0';
Write_FIFO <= '1';
Not_FIFO <= '1';
when FIFO s4 =>
DO_FIFO <= '1';
Read FIFO <= '0'·- ,
Write_FIFO <= '0';
Not_FIFO <= '0';
end case;
end process FIFO_Signals;
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When the data was written to the FIFO register, Not_FIFO is set to '0'. Not FIFO
needs to be counted to determine when 4 FIFO writes have occurred. The
Not_FIFO_Counter process counts the number of writes:
Not_FIFO _ Counter: process
begin
wait until Not_FIFO'event and Not_FIFO = '0';
FIFO_Counter <= FIFO_Counter + 1;
end process Not_FIFO_Counter;
FIFO_Counter is defined with a range between 0 and 3. The Set_FIFO_Ready
process sets the FIFO_Ready signal to indicate that 4 writes have occurred.
Set_FIFO_Ready: process
begin
if FIFO Counter = 0 then
FIFO_Ready <= '1';
else
FIFO_Ready <= '0';
end if;
end process Set_FIFO_Ready;
Since the accesses to the FIFO register is asynchronous FIFO_Ready needs to be
Synchronised to the PCI bus clock, Clk. The same method as to synchronise
Data_Valid is used to synchronise FIFO_Ready with Clk. The synchronised version
of FIFO_Ready is FIFO_Ready_Sync.
To indicate to the software that the data are ready to be read, a write to the AOMB
1 must be done. The software monitors the MBEF register on the PCI interface for
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changes made to the AOMB 1 on the add-on interface. The data written to the
AOMB 1 is not important only that data has been placed in that register. Figure 3.18
shows the state diagram of the state machine that writes data to the AOMB 1
register.
As soon as FIFO_Ready_Sync is set then a write to the AOMB 1 register is done.
The state machine is implemented in the AOMB_State_Machine process and has the
following states: AOMB_DefaultState, AOMB_s1 and AOMB_s2. Reset is used to
set the state to AOMB_DefaultState when initialised. When FIFO_Ready_Sync is
asserted the state changes to AOMB _s1and then AOMB _s2, which controls the write
to the AOMB 1 register. When the write cycle has completed the state returns to
AOMB DefaultState.
FIFO_READY _5YN C = 0
AOMB_51
Figure 3.18 FIFO implementation AOMB write state diagram
The VHDL implementation of the state diagram in figure 3.18 is as follow:
AOMB_State_Machine: process(Clk)
begin
if reset = '0' then
53
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AOMBState <= AOMB_DefaultState;
elsif (Clk'event and Clk = '1J then
case AOMBState is
when AOMB DefaultState =>
if FIFO_Ready_Sync = '1' then
AOMBState <= AOMB_s1;
else
AOMBState <= AOMB_DefaultState;
end if;
when AOMB s1 =>
AOMBState <= AOMB_s2;
when AOMB s2 =>
AOMBState <= AOMB_DefaultState;
end case;
end it;
end process AOMB_State_Machine;
The FIFO_Signals process sets the signals used to generate the external outputs.
Table 3.10 show the output table for each state.
Table 3.10 AOMB State Machine process outputs_ _
AOMB _DefaultState AOMB 51 AOMB_52
AOMB_Selet 1 0 0
AOMB WR 1 0 1
AOMB RD 1 1 1
AOMB_BE 1 0 0
AOMB_ADR 0 1 1
DQ_AOMB 0 1 1
The VHDL implementation of table 3.10:
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AOMB_Signals: process
begin
wait until Clk'event and Clk = '1';
case AOMBState is
when AOMB DefaultState =>
AOMB_Selct <= '1';
AOMB_WR <= '1';
AOMB_RD <= '1';
AOMB_BE <= '1';
AOMB ADR <= '0'·_ ,
DO AOMB <= '0'·_ ,
when AOMB s1 =>
AOMB Selct <= '0'·_ ,
AOMB_WR <= '0';
AOMB_RD <= '1';
AOMB BE <= '0'·_ ,
AOMB_ADR <= '1';
DO_AOMB <= '1';
when AOMB s2 =>
AOMB Selct <= '0'·_ ,
AOMB_WR <= '1';
AOMB_RD <= '1';
AOMB_BE <= '0';
AOMB_ADR <= '1';
DO_AOMB <= '1';
end case;
end process AOMB_Signals;
The following process uses the signals set by the state machines to set the external
lines to read and write data the 85933.
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DO_FIFO, DO_AIMB and DO_AOMB determine if data is read or written to DO. The
RW_DO process uses these signals to set Read_Flag and Write_Flag. These two
signals are then used by the Set_DO process to either read the contents of DO or
write data to DO.
Table 3.11 show the output table of the RW_DO process.
Table 3.11 RW Da process outputs-
Read_Flag Write_Flag
DQ_FIFO = '1' 0 1
DQ_AIMB = '1' 1 0
DQ_AOMB = '1' 0 1
All others 0 0
The VHDL implementation of table 3.11:
RW_DO: process
begin
if DO_FIFO = '1' then
-- Set when a FIFO write transactions is performed
Read_Flag <= '0';
Write_Flag <= '1';
elsif DO_A 1MB = '1' then
-- Set when a mailbox read transaction is performed
Read_Flag <= '1';
Write_Flag <= '0';
elsif DO_AOMB = '1' then
-- Set when a mailbox write transaction is performed
Read_Flag <= '0';
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Write_Flag <= '1';
else
Read_Flag <= '0';
Write_Flag <= '0';
end if;
end process RW_DO;
Figure 3.19 show the flow diagram for the Set_DO process.
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MAKE_Z= 0
Figure 3.19 Set_DO flow diagram
The VHDL implementation of figure 3.19:
Set_DO: process
begin
if Read_Flag = '1' then
Make_Z <= '1';
Data Read <= DO;
elsif Write_Flag = '1' then
Make_Z <= '0';
else
Make_Z <= '1';
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end if;
end process Set_DO;
The Set_DQ process sets Make_Z that is used by the Set_Z process to either tri-
state the I/O pins or set DQ equal to Data. In order to read the data from the add-on
register DQ must be set to tri-state. Table 3.12 show the output table of the Set_Z
process.
Table 3.12 Set Z process outputs
DQ
Make_Z = '1' tri-state
Make_Z = 'Q' Data
The VHDL implementation of table 3.12:
Set_Z: process (Make_Z, Data)
begin
if Make Z = '1' then
DO <= (others =>'Z');
else
DO <= Data;
end if;
end process Set_Z;
WRFIFO and RDFIFO are the external outputs used to write to or read from the FIFO
register. The Set_wrfifo_and_rdfifio process uses the Write_FIFO and Read_FIFO
signals generated by the FIFO state machine to set these outputs. Table 3.13 show
the output table for this process.
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Table 3.13 Set wrfifo and rdfifo process outputs_ _ _
WRFIFO RDFIFO
Write_FIFO = '1' 0 1
Read FIFO = '1' 1 0
All others 1 1
The VHDL implementation for table 3.13:
Set_wtfifo_and_rdfifo: process
begin
if Write FIFO = '1' then
WRFIFO <= '0';
RDFIFO <= '1';
elsif Read FIFO = '1' then
WRFIFO <= '1';
RDFIFO <= '0';
else
WRFIFO <= '1';
RDFIFO <= '1';
end if,'
end process Set_wtfifo_and_rdfifo;
To access the other registers of the add-on interface of the S5933 the following
external signals must be set: Selct, BE, ADR, WR and RD. These are set by the
following processes respectively: Set_Selct, Set_Be, Set_ADR, Set_WR and
Set_RD. Tables 3.14, 3.15, 3.16, 3.17 and 3.18 show the output table for each of
these process. After each table the VHDL implementation is given.
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Table 3.14 Set Selct process outputs-
Selet
AIMB Selet = '0' 0
AOMB_Selet = '0' 0
All others 1
Set_ Se/ct: process
begin
if A/MB Se/ct = '0' then
Se/ct <= '0';
e/sif AOMB Se/ct = '0' then
Se/ct <= '0';
else
Se/ct <= '1';
end if;
end process Set_Se/ct;
Table 3.15 Set BE process outputs-
BE
AIMB_Be = '0' 0000
AOMB_Be = '0' 0000
All others 1111
Set_BE: process
begin
if A/MB Be = '0' then
BE <= "0000";
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elsif AOMB BE = '0' then
BE <= "0000";
else
BE <= "1111";
end if,'
end process Set_BE;
Table 3.16 Set ADR process outputs_
ADR
AIMB ADR = '1' 00000 - address for AIMS 1
AOMB ADR = '1' 00100 - address for AOMS 1
All others 00000
Set_ADR: process
begin
if A 1MB ADR = '1' then
ADR <= "00000";
elsif AOMB ADR = '1' then
ADR <= "00100";
else
ADR <= "00000";
end if,"
end process Set_ADR;
Table 3.17 Set WR process outputs_
WR
AIMB_WR = '0' 0
AOMB_WR = '0' 0
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I All others
Set WR: process
begin
if A 1MB WR = '0' then
WR <= '0';
elsif AOMB WR = '0' then
WR <= '0';
else
WR <= '1';
end if,'
end process Set_ WR;
Table 3.18 Set RD process outputs
RD
AIMB RD = '0' 0
AOMB_RD = '0' 0
All others 1
Set_RD: process
begin
if A 1MB RD = '0' then
RD <= '0';
elsif AOMB RD = '0' then
RD <= '0';
else
RD <= '1';
end if,"
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end process Set_RD;
A complete code listing is provided in appendix 81 and the pinout of the FIFO
interface is provided in appendix 82.
d Simulations
Max+plus II reported the maximum frequencies for Data_Strb and elk as follow:
elk: 42.73MHz and Data_Strb: 45.24MHz.
Figure 3.20 shows the working of the FIFO state machine that writes the received
data to the FIFO.
Figure3.20 FIFO state machine
After the data was read the state changes to FIFO_s1 and if bits 0 to 3 are equal to
'1010' then the state machine cycles through the other states to write the data to the
FIFO. When the write is complete the state machine returns to its default state.
Figure 3.21 shows that four writes to the FIFO are done before the flag is set to
indicate to the software that the data are ready.
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Name: 12.0us 14.0us 16.0us 18.0us 2O.0us
WR
WRFIFO
• FIFO_Counter F=~==~====~==~ru===~==~====~==~Ar=~
• AOMBStafe
Figure 3.21 FIFO_Counter
The flag is set by performing a write to the AOMS register, which is controlled by the
AOMS state machine. Figure 3.22 shows the working of the AOMS state machine.
After the write is complete the state machine returns to its default state.
Name: 72us 9.76us 9.8us 9.84us 9.88us 9.92us 9.96u8 1O.0us 10.04us 1O.08u8
Ii»- Clk Lr_j I I L.... Data_Strb L____j~L]
liP- Data_In
.. Status"WR I I
"RD
.... Selct I I
_WRFIFO
DBE 1111 I 0000 X
UADR 00000 X 00100 X
PDQ 7777Z777
DDQ -1 ll.ZZZZZZ X mmm X
g Data_Counter ~ 20 X 21 X 22 X 23 X 24 X 25 X 26 X 27 28
g FIFO_Counter 1
• AOMBState AOMB_DefaultState X AOMB s1 X AOMB 82 X
Figure 3.22 AOMS state machine
The AIMS is used to enable and disable the interface. The read from the register is
controlled by the AIMS state machine, figure 3.23.
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9.0us 9.2us 9.4us
Clk
Data Strb
Data In
Status
VlIR
RD
~ SeJct
-- VllRFIFO
BE 1111 0000
ADR 00000
Z17Tll.ZZ 00000005
DQ
aJII' Data_Counter
• FIFO_Counter
• AIMBState A1MB_DefaultState
Figure 3.23 AIMS state machine
After the data was read from the AIMS register the state machine returns to its default
state. Figure 3.24 show how the interface is enabled.
Name: Value: 2.6us 2.8us 3.Dus 3.2us 3.4us 3.6us 3.8us 4.Dus 4.2us 4.4
~ elk D
Data_Strb D
Data_In 0
- Status
WR
- RD 0
Selet 0
WRFIFO
BE B nm 1111 1111
ADR BOOOOO [XXlJ)
'"""Da H [XXlJ)OOO 00[XXlJ)0 lIII1IIl. 00DJXJ5
Da H 00[(ll)00 000[XXlJ) . l111I11l. 0C00ll05 .
Figure 3.24 Enabling of the FIFO implementation interface
As soon as OSH is read from the AIMS then the interface is enabled.
Stellenbosch University http://scholar.sun.ac.za
Chapter 3. Implementation of the prototype design 66
3.2 Software
The last step in the prototype development phase was to write the software that
reads the data from the PCI card and saves it to the computer's hard disk. During
the time when the software was developed hard disks were too slow to write the
captured directly to the disk. However an option does exist to write the data at the
required speed, and it is called OMA. OMA allows direct data transfers between
system memory and I/O boards. However, OMA has two restrictions: no more than
64KB of data can be transferred in one shot, and page boundaries cannot be
crossed. Since this was the first attempt to interface with the PCI bus and the lack
of experience with OMA access, the choice was made to first read the data into the
computer's memory and then after the data has been captured transfer the data to
hard disk. Figure 3.25 shows the block diagram of the data path.
l 1\ I 1\
INCOMING DATA FAST MEMORY SLOW DISK
I
v I r
Figure 3.25 Data path
Unfortunately due to the amount of memory needed, using the computers memory
is not that simple a solution. This is due to the 64KB segment limit in real mode and
the complexity of working in protected mode. However, there is a way to circumvent
this problem: flat real mode.
3.2.1 Flat Real Mode
3.2.1.1 What is Flat Real Mode?
The 386+ processor has a few different processor modes,
most important are:
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- Real Mode
- Protected Mode
- V86 Mode
The advantage of Protected Mode (PM) above Real Mode (RM) is that in PM a flat
4GB of memory is available. So there is no need for segmenting anymore, another
advantage is that it is possible to protect code and data in memory, by making it
inaccessible for other programs. The first advantage is the reason why lots of
demonstration programs are coded in PM. The problem with PM is that it is not easily
possible to use DOS or the BIOS.
But by fooling the processor a variant of RM can be set up, being the Flat Real Mode
(FRM). In fact the processor is still in RM, so the BIOS/DOS can be used, but all
segments have a size of 4GB instead of 64KB. Using the 386+ 32-bit registers all the
memory can be easily accessed. These two reasons make flat real mode the perfect
option for applications that need to access a large amount of memory and interface
with hardware using the BIOS.
The 64K segment limits with RM are set in the segment descriptors. By changing
these descriptors one can set the limits to much more, up to 4GB. However, in RM
it is not possible to set the segment descriptors, this can only be done in PM. So the
segment limits can only be changed by switching to PM. Going to PM for this
purpose is really simple, it is not necessary to bother about interrupts etc. because
they are not needed for setting the limits and can therefor be switched off. They must
just be switched back on once finished in PM.
When in FRM, full access is available for up to 4GB of memory, but most of it
probably isn't present in the computer, other parts can be occupied by other
programs. To know which memory can be used an XMS driver must be used, one is
included with DOS, HIMEM.SYS. It is used to allocate, deallocate and lock XMS
memory.
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However, there's still one thing, which has to be made sure before using extended
memory, the address line 20 (A20) must be enabled. Fortunately HIMEM.SYS
includes a function for it, but as always, there are also some difficulties. The problem
is that the A20-line has to be enabled all the time. When extended memory is used
and DOS is loaded into HMA, the A20-line is turned off every time a new program is
executed. If the A20 isn't enabled addresses will be clipped at 1MB.
When finished it is not necessary to return from FRM to RM, for normal RM programs
there aren't any difference. The only thing that has to be done is that the allocated
XMS memory must be unallocated before leaving the program.
3.2.1.2 Implementation
Due to the nature of the application, C++ with linked assembler routines were used.
With this implementation it is possible to do low-level hardware accesses, fast
memory writes and still use the high level C++ routines to commit the data to hard
disk. The only problem is transferring data between the assembler routines and the
main program. The easiest way is to use global variables which are common
between the main program as well as the assembler routines. However, this is not
a good programming technique. The other way in which data can be passed to the
assembler routines is on the stack. When an assembler procedure is called the
value of the variable is pushed onto the stack, next is the variables offset. Then the
current segment's address is pushed and only then control is passed to the
assembler routine. To retrieve the variable the current BP value must be stored as
well. This is done by pushing the BP as well. Figure 3.26 shows the state of the
stack after the BP has been stored.
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BP+ 6
BP
SP
~
VARI.ABLEHIGH
VAA IABLELOW..
OFFSET HIGH
OFFSET LOW
SEGMENT HIGH
SEGMENT LOW
BPHIGH
BPLOW...
~
Figure 3.26 The stack
The value of the variable passed to the procedure is now available at the following
address: BP+6. Once the assembler routine has finished the original value of BP can
be retrieved from the stack. Data from the assembler routine to the main program
is passed in the AX register.
Figure 3.27 shows the flow diagram of the program that reads the data from the
AMCC's output registers, stores it in the computer's memory and then writes it to the
hard disk. The first step is to determine if the correct drivers are loaded and that the
processor is in the correct mode. Then the FRM is enabled and the memory is
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allocated. Now the allocated memory is tested to ensure that no errors have
occurred and that the capture of the incoming data can continue. Next the incoming
data is captured to memory and then stored to hard disk. Finally the allocated
memory is unlocked and unallocated. The following sections will explain the function
of each of the elements in the diagram.
BEGIN
Figure 3.27 Main program flow
diagram
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3.2.1.3 Drivers
An XMS driver is needed to access the extended memory. The assembler routine
XMSlnit returns a true if an XMS driver is present, it also determines the version of
the driver and obtains the driver address.
The presence of an XMS driver is detected by using INT 2F. INT 2F is a general
mechanism for verifying the presence of a TSR and communicating with it. AX
determines the function of the interrupt as follow:
AH = identifier of program which is to handle the interrupt
OOh-7Fh reserved for DOS
BBh-BFh reserved for networks
COh-FFh reserved for applications
AL is the function code
The identifier for the XMS driver is 43h. Which means that AH must be 43h.
To determine if the XMS driver is present, AX is set to 4300h. This function will
return the following:
AL = BOh : XMS driver installed
AL <> BOh : no driver
The following code checks for the XMS driver and jumps to XMSFound if present or
to XMSError if not.
mov ax, 4300h ;Verify if there is an XMS driver
int
cmp
je
jmp
2Fh
al, BOh
XMSFound
XMSError
The address of the driver is obtained by setting AX = 431 Oh. This returns the driver
entry point: ES:BX. This is then stored in the global variable XMSDriverAddr, as
shown in the following assembler code.
Stellenbosch University http://scholar.sun.ac.za
Chapter 3. Implementation of the prototype design 72
mov ax,
int 2Fh
mov word ptr _XMSDriverAddr[Oj, bx
4310h ;Get XMS driver call address
mov word ptr _XMSDriverAddr[2j, es
If no XMS driver is present the program exit.
3.2.1.4 Processor mode
Next it is necessary to determine the current mode the processor is in. This is done
by examining bit D of the Control Register D (CRD) as done in the assembler routine
/nProtected.
@/nProtected$qv PROe FAR
mov eax, crO
and al,
ref
@/nProtected$qv ENDP
1 ;/so/ate Protected Mode bit
CRD contains system control flags, which control or indicate conditions that apply to
the system as a whole, not to an individual task.
Figure 3.28 shows the format of the CRD register.
1918111615 8543210
DResElrvoo
Figure 3.28 The CRD register
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PE (Protection Enable, bit 0)
Setting PE causes the processor to begin executing in protected mode. Resetting
PE returns to real-address mode.
MP (Monitor Coprocessor, bit 1)
MP controls the function of the WAIT instruction, which is used to coordinate a
coprocessor.
EM (Emulation, bit 2)
EM indicates whether coprocessor functions are to be emulated.
TS (Task Switched, bit 3)
The processor sets TS with every task switch and tests TS when interpreting
coprocessor instructions.
ET (Extension Type, bit 4)
ET indicates the type of coprocessor present in the system (eg 80287 or 80387).
NE (Numeric Error, bit 5)
Enables the native (internal) mechanism for reporting FPU errors when set and
enables the PC-style FPU error reporting mechanism when clear.
WP (Write Protect, bit 16)
Inhibits supervisor-level procedures from writing into user-level read-only pages when
set.
AM (Alignment Mask, bit 18)
Enables automatic alignment checking when set.
NW (Not Write-through, bit 29)
When the NW and CD flags are clear, write-back (for Pentium processors) or write-
through (for Intel486 processors) is enabled for writes that hit the cache and
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invalidation cycles are enabled.
CD (Cache Disable, bit 30)
When the CD and NW flags are clear, caching of memory locations for the whole of
physical memory in the processor's internal and external caches are enabled.
PG (Paging, bit 31)
PG indicates whether the processor uses page tables to translate linear addresses
into physical addresses.
InProtected returns a true if the processor is in PM.
3.2.1.5 A20 line
Next the A20 line must be enabled. LocalA20Enable enables the A20 line.
3.2.1.6 Enabling Flat Real Mode
The last step is to setup the FRM. EnableFlatReal loads the ES, FS and GS
registers with the 4GB limit selector. This is done by pointing the Global Descriptor
Table Register (GDTR) to the GDT declared as follow:
GOT OW OOOOh, OOOOh, OOOOh, OOOOh
OW OFFFFh, OOOOh, 9200h, OFFCFh
Where
OOOOh, OOOOh, OOOOh, OOOOh
declares the "NULL" descriptor.
The format of the segment descriptor
OFFFFh, OOOOh, 9200h, OFFCFh
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is given in figure 3.29.
Segment limit fields
Specifies the size of the segment. The processor puts together the two segment limit
fields to form a 20-bit value. The processor interprets the segment limit in one of two
ways, depending on the setting of the G (granularity) flag:
• If the granularity flag is clear, the segment size can range from 1 byte to 1 MB,
in byte increments.
• If the granularity flag is set, the segment size can range from 4KB to 4GB, in
4KB increments.
31 24 23 22 21 20 19 181514 n1211 a 7
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limit p p S
19:16 L
IJ ft.
G .. Cl V
EI L
Base 31:24 Base 23:'16
31 1615
4
Cl
Base address fields
Defines the location of byte 0 of the segment within the 4GB linear address space.
The processor puts together the three base address fields to form a single 32-bit
value. Segment base addresses should be aligned to 16-byte boundaries. Although
..... B_3_Se_,_i\d_d_fBS_: S_1_5_:O_O ..&.... s_e9_1TB_._nt_L_irn_it_1_5_:OO_ n __ .......1 0
AVL - Available for use by system soflwa re
B,M E - SeglTle nt base address
DIB - Default opsraton size (0 = 16-bit segment; 1 = 32-bit segment)
DPL - Descriptor privilege level
G - Gra nularity
LIM IT - Segment Limit
P - Segment present
Sj - Descriptor tyJ:13{O = sys1em; 1 = code or data)
TYP E - Segment type
Figure 3.29 Segment descriptor
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16-byte alignment is not required, this alignment allows programs to maximize
performance by aligning code and data on 16-byte boundaries.
Type field
Indicates the segment or gate type and specifies the kinds of access that can be
made to the segment and the direction of growth. The interpretation of this field
depends on whether the descriptor type flag specifies an application (code or data)
descriptor or a system descriptor. The encoding of the type field is different for code,
data, and system descriptors.
S (descriptor type) flag
Specifies whether the segment descriptor is for a system segment (S flag is clear) or
a code or data segment (S flag is set).
DPL (descriptor privilege level) field
Specifies the privilege level of the segment. The privilege level can range from 0 to
3, with 0 being the most privileged level. The DPL is used to control access to the
segment.
P (segment-present) flag
Indicates whether the segment is present in memory (set) or not present (clear). If
this flag is clear, the processor generates a segment-not-present exception (#NP)
when a segment selector that points to the segment descriptor is loaded into a
segment register. Memory management software can use this flag to control which
segments are actually loaded into physical memory at a given time. It offers a control
in addition to paging for managing virtual memory.
D/B (default operation size/default stack pointer size and/or upper bound) flag
Performs different functions depending on whether the segment descriptor is an
executable code segment, an expand-down data segment, or a stack segment. (This
flag should always be set to 1 for 32-bit code and data segments and to 0 for 16-bit
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code and data segments.)
• Executable code segment. The flag is called the D flag and it indicates the
default length for effective addresses and operands referenced by instructions
in the segment. If the flag is set, 32-bit addresses and 32-bit or 8-bit operands
are assumed; if it is clear, 16-bit addresses and 16-bit or 8-bit operands are
assumed. The instruction prefix 66H can be used to select an operand size
other than the default, and the prefix 67H can be used select an address size
other than the default.
• Stack segment (data segment pointed to by the SS register). The flag is called
the B (big) flag and it specifies the size of the stack pointer used for implicit
stack operations (such as pushes, pops, and calIs). If the flag is set, a 32-bit
stack pointer is used, which is stored in the 32-bit ESP register; if the flag is
clear, a 16-bit stack pointer is used, which is stored in the 16-bit SP register.
If the stack segment is set up to be an expand-down data segment (described
in the next paragraph), the B flag also specifies the upper bound of the stack
segment.
• Expand-down data segment. The flag is called the B flag and it specifies the
upper bound of the segment. If the flag is set, the upper bound is FFFFFFFFH
(4GB); if the flag is clear, the upper bound is FFFFH (64 Kb).
G (granularity) flag
Determines the scaling of the segment limit field. When the granularity flag is clear,
the segment limit is interpreted in byte units; when flag is set, the segment limit is
interpreted in 4-KB units. (This flag does not affect the granularity of the base
address; it is always byte granular.) When the granularity flag is set, the twelve least
significant bits of an offset are not tested when checking the offset against the
segment limit. For example, when the granularity flag is set, a limit of 0 results in valid
offsets from 0 to 4095.
Available and reserved bits
Bit 20 of the second double word of the segment descriptor is available for use by
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system software; bit 21 is reserved and should always be set to O.
This means that:
Segment Limit 19:00 = FFFFFH
The segment limit is set to 4GB (4KB * FFFFFH = 4GB)
Base Address 31 :00 = FFOOH OOOOH
Type = 0010
Specifies a data segment type with read and write access.
S=1
Specifies a code or data segment.
DPL = 00
Sets the segment privilege level to the most privileged level.
P=1
Indicates that the segment is present in memory.
O/B = 1
Indicates 32-bit code or data segments.
G = 1
Indicates that the segment limit should be interpreted in 4-KB units.
To load the GOTR to point to the declared GOT, LGOT is used. LGOT loads the
values of the source operand into the GOTR. The source operand specifies a 6-byte
memory location that contains the base address (a linear address) and the limit (size
oftable in bytes) of the GOT. The 48-bit source operand, LoadGDT, is declared as
follows:
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LoadGOT OW 3OUP (?)
Then LoadGOT is loaded with the size of the GOT.
mov word ptr LoadGOT[O}, 16
Next the linear address of the GOT is calculated by first loading the segment address
of the GOT.
mov ax, SEG GOT
This is only a 16-bit address and needs to be extended to a 32-bit address.
movzx eax, ax
MOVZX extends the 16-bit value to a 32-bit value by adding a zero-extension.
shl eax, 4
Multiplies the segment address by 16 to calculate the linear address. This is done
to calculate the 20-bit memory address.
The offset of the GOT is also loaded and extended to a 32-bit value.
mov bx, OFFSET GOT
movzx ebx, bx
The linear address is then calculated by adding the two values and is stored in
LoadGOT.
add eax, ebx
mov dword ptr LoadGOT[2}, eax
The GOTR is then loaded to point to GOT. The type of LoadGOT is overridden and
it is referred to a 48-bit register.
Igdt pword ptr LoadGOT
Before switching to RM all maskabie hardware interrupts must be disabled
eli
Next the processor is switched to PM by setting the PE flag in CRO.
mov eax, erO
or eax, 1
mov erO, eax
After entering PM, the segment registers continue to hold the contents they had in
RM. A far jump clears the execution pipe and will reset the CS register.
Next the FS, GS and ES is loaded with the 4GB limit.
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mov fs, bx
mov gs, bx
mov es, bx
To switch back to RM the PE flag is cleared.
and al, OFEh
mov erO, eax
A far jump is again executed to clear the execution pipe and to load the appropriate
base and access rights values in the CS register. The other registers are however
still loaded with the 4GB limit. Now up to 4GB can now be addressed in RM.
3.2.2 Allocate memory
XMSAlloe allocates a specified amount of memory and returns a handle to the
allocated memory, OFFFFH is returned if an error occurred while trying to allocate the
memory. The amount of memory in bytes is passed to XMSAlloe on the stack.
Next XMSLoekMem is called to lock the allocated memory so that it cannot be
moved. XMSLoekMem also returns the physical address of the memory. The handle
to the allocated memory is passed to XMSLoekMem on the stack. If an error occurs
while locking the memory, OFFFFH is returned as the physical address of the
memory. This returned address is stored in the global variable BufferLinAddr.
3.2.2.1 Testing allocated memory
TestMode tests the allocated memory. This is done by filling the entire allocated
memory and then checking it for errors.
First the start of the allocated memory needs to be retrieved.
movedi, LBufferLinAddr]
stores the start of the memory in EDI. The memory will be filled with 32-bit chunks
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of data at a time. To do this the EAX register is loaded with the amount of double
words needed to fill the entire allocated memory. This is done by taking the amount
of bytes that needs to be filled and dividing by 4 (4 bytes in a double word). For 1MB
EAX must be filled with (1024*1024)/4=4000H
mov eax, 4000h
Next the memory is filled with the decreasing value of EAX.
StoreLoop:
mov fs:[edi),
add edi,
dec eax
jnz Store Loop
Then the content of the memory is examined to detect any errors.
ReadLoop:
ret
A true is returned if no errors were detected.
Now that the memory is allocated and locked the data can be captured. However
before the data can be captured, it must first be determined if a PCI bus is present,
cmp fs:[esi},
jne ReadError
add esi,
dec eax
jnz ReadLoop
mov ax,
ret
ReadError:
xor ax, ax
3.2.3 Capture data
eax ;Write double word in memory
4 ;Advance to next location
;Repeat for whole memory
eax ;Same as was written?
4 ;Advance to next location
;Repeat for whole memory
1
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if the capture card is present and what the addresses of the card are. All this is done
by the Capture assembler routine. Using assembler gives a further speed advantage
above a high level programming language.
Figure 3.30 shows the high level flow diagram of Capture.
Figure 3.30 Capture high level flow
diagram
First the checks for the PCI bus and card are done and the base address is obtained.
Then the addresses of the registers on the PCI card are calculated and finally the
data are captured.
3.2.4 Check PCI device
Figure 3.31 shows the flow diagram of the checks that are done. Information about
the PCI devices attached to a PC is obtained by using the function calls of the
system's PCI BIOS. These functions are invoked by using INT 1AH in RM.
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Figure 3.31 PCI device checks
All PCI BIOS function calls have the PCI FUNCTION ID value of B1H loaded in the
AH register. The value loaded in the AL register identifies the specific PCI function
to be performed. Table 3.19 lists the various functions currently defined for this
function call.
Table 3.19 PCI BIOS function calls
Function AH AL
Installation Check B1H 01H
Find PCI Device B1H 02H
Find PCI Class Code B1H 03H
Generate Special Cycle B1H 06H
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Read Configuration Byte B1H 08H
Read Configuration Word B1H 09H
Read Configuration DWord B1H OAH
Write Configuration Byte B1H OBH
Write Configuration Word B1H OCH
Write Configuration DWord B1H ODH
Get IRQ Routing Information B1H OEH
Set PCIIRQ B1H OFH
Table 3.20 lists the various return codes.
Table 3.20 Return codes
Return codes AH
Successful OOH
Function Not Supported 81H
Bad Vendor ID 83H
Device Not Found 86H
Bad Register Number 87H
Set Failed 88H
Buffer Too Small 89H
CL Number of last PCI bus in the system.
CF Present Status:
set = No BIOS present
reset = BIOS present
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3.2.4.1 PCI BIOS installation check
The PCI BIOS installation check is done with the Installation Check function call.
This function call allows the caller to determine the presence and version of the
current PCI BIOS interface.
Inputs:
AH = B1H
AL = 01H
stc ;Sets CF
mov ax, OB101H
int 1Ah
CF is set because the function will clear it if the check was successful.
The function returns the following:
AH = Status - SeeTable 3.20
CF = Status - See Table 3.20
EDX = "PCI" = 20494350h ("P"in DL, "C"in DH, etc. There is a "space"
character in the high order byte)
EDI = physical address of protected-mode entry point
AL = PCI hardware characteristics
BH = PCI interface level major version
BL = PCI interface level minor version
CL = number of last PCI bus in system
EAX, EBX, ECX, and EDX may be modified
all other flags (except IF) may be modified
For the check to be successful both AH=O and CF must be clear.
jb Error 1 ;Jumps if CF not clear
cmp ah, 0 ;Checks if AH = 0
jne Error 2
If an error has occurred a jump is performed to the specific error code routines. The
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error code routines are discussed in 3.2.4.4.
3.2.4.2 Find pel device
To find the PCI device the Find PCI Device PCI function call is used. This function
call allows the caller to determine the location (Bus Number, Device Number and
Function Number) for a specific Vendor and Device ID.
Inputs:
AH = B1H
AL = 02H
CX = Device ID (DID)
OX = Vendor ID (VlD)
SI = Device Index (0 - N)
For the AMCC card:
VlD = 1234H
DID = 5678H
stc ;Sets the CF
mov ax, OB102H
mov cx, 5678H
mov dx, 1234H
mov si, 0
int 1AH
SI is set to zero because there is only one device with the specific VlD and DID.
The function returns the following:
CF = Status - See Table 3.20
AH = Status - See Table 3.20
BH = Bus Number
BL = Device/Function number (bits 7-3: Device, bits 2-0: Function)
EAX, EBX, ECX, and EDX may be modified all other flags (except IF) may be
modified
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For the check to be successful both AH=O and CF must be clear.
;Jumps if CF not clear
;Checks if AH = a
jb Error 3
cmp ah, a
je Good 1
cmp ah, 81H
je Error 4
cmp ah, 83H
je Error 5
cmp ah, 86H
je Error 6
cmp ah, 87H
je Error 7
jmp Error
;Unsupported function
;Bad vendor ID
;Oevice not found
;Bad PCI register number
;/f something went wrong!
If an error has occurred a jump is performed to the specific error code routines. The
error code routines are discussed in 3.2.4.4.
Good 1:
mov [BusNum}, bh
mov [OevFun}, bl
;Stores the Bus Number
;Stores the Oev Func
If there were no errors the Bus Number and Device Function are stored.
3.2.4.3 Configuration read
Finally the base address of the PCI card is necessary to calculate the addresses of
the registers on the card. The base address is stored in the base address register
(BAR) in the configuration register space of every PCI compliant device. The
structure of the configuration space is shown in Figure 3.32.
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I
OevicelO Vendor ID 001l
PCI StnlUS PCICommnnd 04h
Class Code ReYision ID
CacooUne Size
lOll
Built-b) Self Test I He.'"K!er Type Lnterey Timer OCh
'14h
Base Address Register 2
Base A.dd~ Register .3 leh
Base Address Register 4
24h
2Ch
30h
Re;;em"!d Space
Interrupt Pin Interrupt Line :JCh
To read the contents of this space the Read Configuration group offunction calls are
used. The BAR has 32 bits, thus the Read Configuration DWord function call is
used.
Inputs:
AH = B1H
AL = DAH
BH = Bus Number
BL = Device Number
DI = Register Number
As shown in Figure 3.32 the BARD is stored in register 1DH.
ste ;Sets the CF
IMax. Latency Ivlin.Grnnl
Figure 3.32 Configuration space header
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mov ax, OB10AH
mov bh, [BusNum]
mov bl, [oevFun]
mov di, 10H
int 1AH
The function returns the following:
CF = Status - See Table 3.20
ECX = dword read
AH = Status - See Table 3.20
EAX, EBX, ECX, and EDX may be modified
all other flags (except IF) may be modified
For the check to be successful both AH=O and CF must be clear.
jb Error 8
cmp ah, 0
je Good 2
If an error has occurred a jump is performed to the specific error code routines. The
;Jumps if CF not clear
;Checks if AH = 0
error code routines are discussed in 3.2.4.4.
;Unsupporled functioncmp ah, 81H
je Error 9
cmp ah, 83H
je Error 10
cmp ah, 86H
je Error 11
cmp ah, 87H
je Error 12
jmp Error
;Bad vendor ID
Device not found
;/f something went wrong!
If there were no errors the Base Address is stored.
Good 2:
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mov [BARa], ecx ;Stores the BARa
3.2.4.4 Error code routines
The error codes are generated according to table 3.20.
Error: ;Unknown error, something went wrong
mov ax, aFFFFH
jmp Fin
Error 1: ;Installation check CF <> a
mov ax, 1
jmp Fin
Error 2: ;Installation check AH <> a
mov ax, 2
jmp Fin
Error 3: ;Find device CF <> a
mov ax, 3
jmp Fin
Error 4: ;Find device: Unsupported function
mov ax, 4 ;81H
jmp Fin
Error 5: ;Find device: Bad vendor ID
mov ax, 5 ;83H
jmp Fin
Error 6: ;Find device: Device not found
mov ax, 6 86H
jmp Fin
Error 7: ;Find device: Device not found
mov ax, 7 ;87H
jmp Fin
Error 8: ;Config read CF <> 0
3.2.5 Calculation of addresses
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mov ax, 8
jmp Fin
Error 9: ;Config read: Unsupported function
mov ax, 9 ;81H
jmp Fin
Error 10: ;Config read: Bad vendor ID
mov ax, 10 ;83H
jmp Fin
Error 11: ;Config read: Device not found
mov ax, 11 ;86H
jmp Fin
Error 12: ;Config read: Device not found
mov ax, 12 ;87H
jmp Fin
After the error code has been stored in AX the function terminates and control is
returned to the main program.
Fin:
ret
Now that base address is known, the addresses of the specific registers can be
calculated. Bit D of the BARD is used to determine whether the register maps into
memory or 110 space. This bit is therefor masked when calculating the addresses of
the registers.
and ea~ OFFFFFFFEH
Table 3.21 lists the registers and their offsets.
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Table 3.21 PCI operation registers
PCI Operation Registers Address offset
Outgoing Mailbox Register 1 (OMB1) OOh
Outgoing Mailbox Register 2 (OMB2) 04h
Outgoing Mailbox Register 3 (OMB3) 08h
Outgoing Mailbox Register 4 (OMB4) OCh
Incoming Mailbox Register 1 (IMB1) 10h
Incoming Mailbox Register 2 (IMB2) 14h
Incoming Mailbox Register 3 (IMB3) 18h
Incoming Mailbox Register 4 (IMB4) 1Ch
FIFO Register Port (bidirectional) (FIFO) 20h
Master Write Address Register (MWAR) 24h
Master Write Transfer Count Register (MWTC) 28h
Master Read Address Register (MRAR) 2Ch
Master Read Transfer Count Register (MRTC) 30h
Mailbox Empty/Full Status Register (MBEF) 34h
Interrupt Control/Status Register (INTCSR) 38h
Bus Master Control/Status Register (MCSR) 3Ch
AOMB1 = IMB1 = 10H
or eax, 10H
mov [AOMB}, eax
AMBEF = MBEF = 34H
or eax, 34H
mov [AMBEF}, eax
OMB1 = AIMB1 = OOH
or eax, OOH
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mov [OMB), eax
FIFO = 20H
or eax, 20H
mov [FIFO), eax
MCSR = 3CH
or eax, 3CH
mov [MCSR), eax
After the addresses have been calculated it is then stored in the corresponding
variable.
3.2.6 Capturing of the data
Before the data are captured, the allocated memory address is setup, the Direction
Flag (OF) is cleared to ensure that SI and DI will increment at the end of any string
instructions and interrupts are disabled to ensure that the routine cannot be
interrupted.
xor ax, ax
mov fs, ax
movedi, LBufferLinAddr) ;Start of memory allocated
cid ;Clear direction flag
eli ;Disables int
Next the data capture board is switched off by writing FFFFFFFFH to OMB.
mov edx, [OMB) ;Make sure that board is switched off
mov eax, OFFFFFFFFH
out dx, eax
This done by first setting up the OMB address in EDX and then loading EAX with the
desired value. Then an OUT instruction is called to write the value to the specific
register.
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The setup and capturing of the data for the two implementations of the prototype are
discussed in the following sections.
3.2.6.1 Mailbox implementation
Figure 3.33 shows the flow diagram of how the data is captured with the mailbox
implementation.
BEGIN
N
N
94
ENABLE CARD
N
Figure 3.33 Mailbox implementation
software flow diagram
DATA=> MEMORY
DEC COUNT
Chapter 3. Implementation of the prototype design 95
First the AMBEF is checked to ensure that the AOMB is empty. If there are data in
the AOMB it is read to clear the register.
mov dx, word ptr [AMBEF]
in eax, dx
and eax, OFOOOOH
cmp eax, 0
jz loop1 ;AOMB is empty
mov dx, word ptr [AOMB]
in eax, dx ;clears AOMB
Next the capture card is enabled.
loop1:
mov edx, [OMB]
mov eax, OFFFFFFF5H
out dx, eax
This is done by writing FFFFFFF5H to the OMB.
For testing purposes only 1MB of data is read from the card. The program is
hardcoded by loading count with the amount of DWORDs needed to capture 1MB.
mov [count], 40001h
AMBEF is then checked to see when 32 bits of data have been written to AOMB.
loop2:
mov dx,
in eax,
and eax,
cmp eax,
word ptr [AMBEF]
dx
OFOOOOH
OFOOOOH
jne loop2
AMBEF will be equal to OFOOOOHwhen 32 bits were written to AOMB. The contents
of AOMB is then read into memory.
FIFO it is read to clear the register.
regread:
mov edx, [MCSR}
in eax, dx
and eax, 020H
cmp eax, 020H
jz 100p1
mov edx, [FIFO}
in eax, dx
jmp regread
;Reads the status register
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mov dx, word ptr [AOMB}
in eax, dx
mov fs:[edi}, eax
add edi, 4
jmp 100p2
STOSD does the same function, but it takes more instruction cycles to execute.
Since speed is a critical factor, the above method was used.
dec [count}
jz klaar
If COUNT is zero then 1MB of data has been captured.
3.2.6.2 FIFO implementation
Figure 3.34 shows the flow diagram of how the data are captured with the FIFO
implementation.
First the MCSR is checked to ensure that the FIFO is empty. If there are data in the
;Mask bit 6 to determine if FIFO is
;empty
Next the capture card is enabled.
100p1:
mov edx, [OMB}
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Figure 3.34 FIFO implementation software
flow diagram
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mov eax, OFFFFFFF5H
out dx, eax
This is done by writing FFFFFFF5H to the OMB.
Again for testing purposes the program is written to read 1MB of data, COUNT is
loaded with the amount of DWords needed to capture 1MB divided by four because
AOMB is used as an indicator to show when 4 DWords were written to the FIFO.
mov [count], 10001h
AMBEF is then checked to see if data was written to AOMB.
loop2:
mov dx, word ptr [AMBEF]
in eax, dx
and eax, OFOOOOH
cmp eax, OFOOOOH
jne loop2
AMBEF will be equal to OFOOOOHwhen 32 bits were written to AOMB.
Next the bits in AMBEF is cleared by reading AOMB.
mov dx, word ptr [AOMB]
in eax, dx
Now the four DWords in the FIFO can be read.
mov [readcount], 4
mov dx, word ptr [FIFO]
loop3:
in eax, dx
mov fs:[edi], eax
add edi, 4
dec [readcount]
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jz loop2
jmp loop3
If COUNT is zero then 1MB of data has been captured.
dec Icount]
jz klaar
Finally for both implementations the board is switched off by writing FFFFFFFFH to
OMB and interrupts are enabled.
klaar:
mov edx, [OMB1
mov eax, OFFFFFFFFH
out dx, eax
sti ;Enables int
mov ax, 0
jmp Fin
3.2.7 Store data on hard disk
Figure 3.35 shows how the data are stored to the computer's hard disk.
II
XMS
; ~
ARRAY
; ~ ~RDDISK II
Figure 3.35 MemToHD routine
The data is first read from memory into an array. Since the data are captured in a
serial stream it is not possible to know where a byte starts, byte synchronization must
first be done. The data are therefor first converted to binary and stored as 1s and Os
in the file. This is done to simplify the testing of the card and software. The final
software will write the data directly to the file without first converting it.
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3.2.8 Deallocating the memory
Before the program exists the allocated memory must first be unlocked and then
freed. The A20 address line must also be disabled. This is done by the
XMSUnlockMem, XMSFreeMem and LocalA20Disabie assembler routines.
For a complete listing of the source code is provided in appendix C.
3.3 Evaluation of the prototype
The final tests were done on the FIFO implementation. The next step was to create
a test setup to verify the results from the simulations. Due to the high frequencies of
the specification, testing proved a bit tricky. At that stage no logic analyser available
was able to sample at a rate high enough to do any measurements. The engineering
model RAM tray was used to generate a reliable data stream to test the card and the
capture process.
At first an easily recognisable pattern was generated to verify that the FPGA
implementation could handle the data tempo. Once this was verified, the capture
software was tested to ensure that the whole system would meet the design
specification. After a series of debugging runs the VHDL code and the software were
optimised to a point where the pattern was captured at a rate of 40MHz.
Next a counter was implemented in the RAM tray. This generated a 32-bit counter
to further verify the speed of the card. With a pattern it is still possible that 32-bit
pieces of data may be missed and it will not be possible to detect it from the captured
data. With the counter this will be easy to detect. The problem with the counter is
that there is no byte synchronisation. To compensate a start sequence was defined
to be able to detect the start of the counting sequence as well as the start of the first
byte. After the data are captured, a software sequence was used to look for the start
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sequence and do byte synchronisation. This test was also completed successfully
at the required rate of 40MHz.
Finally a live test using the satellite, the high speed downlink and the demodulator
was done. As shown in figure 3.36 the satellite was mounted on the 3-axis
orientation platform to simulate the orbit of the satellite. A photo was taken and
transmitted in real time using the high speed downlink. The signal was then received
by a setup, figure 3.37, similar as what would have been used in the final ground
station for the satellite. As shown in figure 3.37 it consists of the receiver with the
demodulator(A) and the prototype data capture card(B). Figure 3.38 shows the
prototype which consists of the PCI development board(B) and the FPGA interface(A)
implemented in the FPGA tutor board. The test was successfully complete and the
first image using the complete download path on the satellite was captured.
It was thus proven that the PCI bus can be used to capture the data received from
the imager on SUNSAT I via the high speed down link.
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Figure 3.36 Taking a photo with SUNSAT
Figure 3.37 Prototype ground station setup
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Figure 3.38 Prototype data capture card
• Capture a parallel (8 bit) data stream at 7.5MHz which is encoded with a
National DS92LV1021 (Lantaba)
The largest image that needs to be stored is approximately 1Gb
lt must program the programabie oscillator of the camera (Lantaba)
Count the amount of lines received from the camera to capture an image
(Lantaba)
Chapter 4
Design of the final product
4.1 Overview
Now that it was proven that the PCI bus can be used with relative ease and the high
data transfer rates that can be practically achieved the final card can be designed.
This card will then be used to capture the downloaded images from SUNSAT I.
There is also a possible commercial application for the card in that the South African
Air Force has shown interest in developing a digital camera for reconnaissance. This
project is known as the Lantaba project. The data generated by the camera also
needs to be stored on a computer at a very high rate. The capture card is thus being
developed to satisfy the needs of both applications.
4.2 Specification
The specifications for both SUNSAT and Lantaba are as follow:
• Capture a serial data stream at 60MHz (SUNSAT)
•
•
•
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The implication of these specifications is that the card must have several external
interfaces to be able to be used in both applications. It must also be able to capture
data at a rate of up to 60 M/Bit per second.
4.3 Functional description
Since this card is already considered for two applications, more will most definitely
arise. Keeping this in mind the card must be made as flexible as possible so that it
can be used in as many applications as possible. Therefor although the PCI interface
is capable of handling very high transfer rates, memory is also provided directly on
the capture card. This can then be used to store the captured data and then allow
for further processing directly on the card without using the computer's CPU. The
layout of the card provides that some of the FPGAs can be configured via the PCI
bus. This allows different applications to be downloaded to the FPGAs allowing the
reuse of hardware. It allows for the FPGAs to be firstly configured to capture the data
and reprogrammed with applications such as compression routines or pattern
recognition routines. By using the FPGAs for these type of applications in some
cases it is also more efficient to use them than the computer itself. The FPGAs
provide a hardware implementation of the routines that is much faster that the
equivalent software implementation.
Figure 4.1 shows the high level layout of the final data capture card.
CLOCK
Extemal ~J
Interface
A ~
DATA INTERFACE CONTROLLER PCIINTERFACE PC, ~ , ,
~J
MEMORY
Figure 4.1 Data capture card high level block diagram
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The controller is the heart of the card, with the data interface providing the interface
to the outside world and the PCI interface to the PCI bus. The clock component
controls the clock signals for all the components on the card and the memory
component provides storage on the card.
Figure 4.2 Final design basic flow
diagram
As shown in figure 4.2 the basic functionality for both the Lantaba and SUNSAT
applications are as follow:
• The incoming serial or parallel data is packed in 64-bit wide chunks. This is
done by way of a shift register.
• When 64-bits are available it is stored in the onboard memory.
BEGIN
N
STORE DATA IN
ONBOARD MEMORY
N
PROCESS DATA IN MEMORY
TRAN SFER DATA IN MEMORY
TO PC
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• When a complete image was received the image can either be processed on
the card or stored on the computers hard disk via the PCI bus.
4.3.1 PCI interface
It provides a standard interface for data and commands to be transferred between
the computer and the controller interface over the PCI bus.
4.3.2 Controller interface
This is the heart of the card. It controls the working of the board. As shown in figure
4.3 the controller consists of two parts: main controller FPGA and program controller
FPGA. Each of these parts will be implemented in a separate FPGA.
CONTROLLER INTERFACE
\ , MAIN PROGRAM ,ti-CONTROLLER CONTROLLERlj FPGA FPGA \[
Figure 4.3 Controller interface
The main controller FPGA controls the PCI interface, the memory, the data interface
and programs the clock and the program controller FPGA. The program controller
FPGA controls the 64-bit data busses among all the components, allows direct
interfacing to the PCI bus through the PCI interface and programs the data interface.
Figure 4.4 shows the basic flow diagram of the working of the controller. At power-up
only the program controller FPGA is configured. The program controller FPGA then
waits for software to initialise the programming of the main controller FPGA and then
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the data interface. When all the components have been properly configured and
initialised the downloaded application can be executed. This application can either
capture data to the memory on the card, process data already in memory or read the
data from memory to be stored on the computer.
Figure 4.4 Controller flow diagram
4.3.3 Clock
MAIN CON TROLLER FPGA IS
CONFIGURED
108
N
o TH ER FPGAs CONF IGoURED VIA
PCI BUS WITH SPEC IF IC
APPLICATION
The PCI clock is only distributed to the controller FPGAs, the global clock signal is
generated by the clock component. Although the PCI clock can only go as high as
EXEC UTE APPLICATIO N
y
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66MHz the specifications for the card require that the global clock must be as high
as 100MHz. For further flexibility the global clock is not fixed. It is possible to
program the frequency of the clock with software through the main controller FPGA.
4.3.4 Memory
The memory component provides a very fast large capacity memory pool in which
incoming data can be stored at a very high tempo and where captured data can be
processed.
4.3.5 Data interface
The data interface provides a generic outside interface for the capture card to ensure
its flexibility. Further more, it can also be reprogrammed to perform other operations
on data stored in the onboard memory. The same piece of hardware can thus be
used to perform several functions.
For the SUNSAT I application when the serial data is captured and converted to
parallel, it is unknown where the bytes start. After the data has been received, it is
possible to do a byte synchronisation on the data so that when the data is
downloaded to the computer the bytes are correct.
4.3.6 External interface
Although the external signals needed for both the SUNSAT and the Lantaba
applications are fixed, additional signals are needed to ensure the flexibility of the
card. Listed below are the external signals and descriptions for the two applications.
Chapt
Tabl
Sig
SD
SD
SD
SD
SD
SD
SD
SD
Thes
Recei
Tabl
Sig
SDA
SDA
SDA
SDA
Tabl
Sig
DIS
R+
R-
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e 4.1 SUNSAT external signals
AT1A
nal name Description
AT1B
AT2A
AT2B Input from SN65LVDS31 High-Speed Differential line------i
AT3A driver from the SUNSAT ground station.
AT3B
AT4A
AT4B
e signals are then decoded by the SN65LVDS32 High-Speed Differential Line
ver to the following signals.
e 4.2 Decoded SUNSAT signals
nal name Description
T1 Incoming serial data stream
T2 Strobe line associated with the serial data stream
-----I
T3 Active low signal that is active when valid data is received
by the QPSK demodulator
T4 Spare
e 4.3 Lantaba external signals
nal name Description
WITCH Camera switch line. It is used to switch the camera on and
off.
Output form the serializer chip on the camera board
-----I
Output form the serializer chip on the camera board
-----'
110
PCG SCLK
Serial data input for programming
Chapter 4. Design of the final product 111
Serial clock input line for programming purposes
PCG DATA
R+ and R- are decoded with a National DS92LV1021 deserialiser to the following
signals.
Table 4.4 R+ and R- decoded
Signal name Description
R[7:0] Incoming parallel data from the camera
RB Line sync pulse indicates the end of a CCD line(6042x3
pixels).
R9 Strobe line associated with the incoming data.
The following additional signals are also provided:
SPARE[13:1]
SPARE[2B:16]
SPARE[41 :29]
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Implementation of the final product design
5.1 Overview
With the design of the final card some interesting challenges were encountered. The
main consideration that had to be kept in mind during all the stages of the design was
speed. The effect that each design decision had on the performance of the complete
design had to be considered. Although speed was the main requirement of the final
product the financial and time implications also had to be considered. A set of design
reviews were held to ensure that the development cycle of the card will be as short
as possible, thus keeping the number of PCB iterations to a minimum. The time
frames in which the card was needed for SUNSAT and Lantaba were very short and
everything had to be done to eliminate possible problems that could arise.
One of the most challenging processes in the design of the final card was the choice
of components. Factors that had to be kept in mind were: speed (timing), supply
voltage, signal voltage, the amount of power that the chip can sink as well as deliver,
packaging, cost, volume and availability. It happened a few times that a specific
component that would have been perfect either has not been released, is not
available in South Africa or is only available in bulk. The choice of components for
each part of the design directly affects each other. The following sections will
describe the component choices that were made.
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5.2 Memory
What type of memory to use had the biggest impact on the choice of components for
other parts of the design. It influenced the supply voltage as well as the signal levels
and driving capabilities of the components connected to the memory. As a total of
1GB of memory was needed the obvious choice for lowest price per megabyte was
computer memory. At that stage SIMMs were the most common type of memory, but
the new Pentium II processors and motherboards were becoming more affordable
and with it DIMMs started to become the new memory standard. Since this was the
first PCI card to be developed at the University of Stellenbosch and the life span of
the card is to be a few years, the best choice was to use DIMMs.
Using DIMMs had the following implications: DIMMs have a 3.3V supply voltage and
signal levels, the inputs are not 5V compatible and DIMMs have a very high input
capacitance, which means that chips connected to it must have very high driving
capabilities. To realise the 1GB of memory that is needed four 256MB DIMMs split
into two banks are used. This means that the components connected to the memory
must be able to drive at least two DIMMs at a time.
The specification for DIMMs allows for both 3.3Vand 5V supply voltages. 5V DIMMs
are obsolete and almost impossible to get hold of. Further more DIMMs are
classified as buffered (registered) or unbuffered. Both these specifications are
implemented by using the keying methology. Figure 5.1 shows the keying
methodology employed on DIMMs. One key defines the device type and the otherthe
voltage. The voltage key provides a positive interlock so that DIMMs can only be
plugged into a system with the proper supply voltage, reducing potential damage to
the module devices. The appropriate connector must be used or else the system will
not work.
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8 Byte OIMM
For the 168-pin DIMM there are three different data bus widths/organizations
available:
- 64-bit Non-Parity
- 72-bit Parity
- 72-bit ECC
- 80-bit ECC
L~II~~~tt:ln O:tl(1cl~~)21IIDl ~H"~~!:ll~~':fl
~O:::"_LIII!lIIl~r= liil! (111111111111111 rilil! 1: :11111111111111111111 L 'PIIlCIIlIIIIJIIlJJIlJ..._!::o:.J
10 30 20 20
Centerline
canter ·RlgntI Left
I KfI'j
Key Kl!'1
~ RFU 51f NO Key
Key Fl:Js~lons ~ t BUFFE.RED J.3V No Key~ ASSEMBLYUNBUFFERED X.XV NO Key
I ASSE.MBLY
Figure 5.1 Type and voltage keying
RFU - Reserved for Future Use
The simplified pin function descriptions for a DIMM are listed below in table 5.1.
Table 5.1 Simplified pin functional description
Symbol Type Description
A[n:O] Input - Some address pin defin itions change as a
Synchronous function of array
size and # of banks used.
CLK Input - Clock Master Clock input.
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CKE Input - Clock Activates the ClK signal when high and
Enable deactivates when low. By deactivating the clock,
CKE low initiates the Power Down mode, Self
Refresh mode or Suspend Mode.
RAS# Input - Row address strobe.
Synchronous
CS# Input - Selects chip when active.
Synchronous
CAS# Input - Column address strobe.
Synchronous
WE# Input - Write Enable strobe.
Synchronous
DQM,DQM Input - DQ Mask. Active high. Controls the data output
L/H Synchronous buffers in read mode.
In write mode it masks the data from being
written to the memory array.
DQ(x:O) Input/Output - Data 10 pins.
Synchronous
CB(x:O) Input/Output - Parity/Check Bitlnput/Output
Synchronous
NC/RFU No connect/ This pin should be left No Connect on the device
Reserved for so that the normal functionality of the device is
Future not be affected by the external connection to this
Use pin.
This pin could be used in future.
Vcc, Vss Power pins Supply Pins for the core
VccQ, Power pins Supply Pins for the output buffers
VssQ
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5.2.1
DIMMs
Differences between buffered and unbuffered
5.2.1.1 Unbuffered DIMMs
Unbuffered DIMMs allow the system to take full advantage of the SDRAM speed by
eliminating the on-card buffers and are intended for systems with one or two DIMMs
or systems that do the buffering on the main board.
A common pinout assignment ensures support for multiple types of 168-pin
unbuffered DIMMs. The common DIMM pinouts for controls signals: RAS#, CAS#,
WE# and CS# greatly simplify the memory subsystem design that can support all the
different data bus widths/organizations available. Figure 5.2 shows the block diagram
of an unbuffered DIMM.
A careful consideration with unbuffered DIMMs is that all the external lines are
directly connected to the SDRAM chips as seen in figure 5.2. Because the SDRAM
chips have very capacitive inputs it increases the capacitive load that the components
connected to the DIMM must be able to handle. Table 5.2 provides a list of the input
capacitances of a few DIMM models.
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Figure 5.2 Unbuffered DIMM block digram
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Table 5.2 Unbuffered DIMM input capacitance
Signal Samsung Fujitsu IBM Mitsubishi
AO - A11 BAO - BA1 40-60 85 95 55
RAS CAS 40-60 85 95 55
CKEO - CKE1 25-35 45 46 35
CLKO - CLK1 25-35 25 42 35
CSO - CS3 15-25 25 28 22
DOMO-DOM7 15-25 15 18 22
DOO - 0063 5-15 19 16 22
All the values are measured in pF
These ratings are for a single DIMM. Which means that for the data capture card the
components must be able to drive two DIMMs at a time, the total capacitance can be
as high as 190pF.
According to the specification of the DIMM the maximum rise time of a signal from
a logic low to a logic high state is 5ns. Which means that enough current must be
supplied to provide a voltage increase of 1.2V 5ns.
With:
dV
I=C-
dt
190p x 1.2
= 5n
1= 45.6mA
Which means the components must be able to drive almost 100mA.
T1 T2 T4 T5 T6 T7 T8 T9
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5.2.1.2 Buffered DIMMs
All control and address signals are synchronized with the positive edge of externally
supplied clocks and are registered on-DIMM and hence delayed by one clock cycle
in arriving at the SDRAM devices. This pipelining allows the path between the
memory controller and the DIMMs to be achieved in two clock cycles rather than one.
Use of an onboard register also reduces the capacitive loading of the DIMM on input
control and address signals. The SDRAM device data lines (DO) are connected
directly to the DIMM tabs through 10 Ohm series resistors. Figure 5.3 shows the
effect of the registered mode on the data outputs for a read operation.
elK
co MrlilAN
DevicE! I
~.laieo:r - 3+--_t-~:-t_~
tCK3,DQs ....__J '-,..-:------'~ _ _,......_---'
DIMM
~laboo~ -4
tCK4,DQs....;..,j-- .......---'-----=.....--( ....r---___' Ly-_ .......""'r---I ~_...J
* I I. I I
. - Addod fcr m-DI MM piJ)?line regislDr
Figure 5.3 Buffered vs. unbuffered operation
Without the register, the data is delayed according to the device CAS latency, in this
case three clocks. CAS latency is the number of clock cycles needed for data to be
retrieved. With the register, the data is delayed according to the device CAS latency
plus an additional clock cycle. This is known as the DIMM CAS latency, and in this
example is four clocks. The data path can be thought of as a pipeline in which the
register effectively lengthens the pipe by one clock cycle. Figure 5.4 shows the block
diagram of a registered DIMM.
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The buffering of the address and control signals dramatically reduces the capacitance
of the OlMM's input signals. Table 5.3 shows the input capacitances of a few
buffered OIMM modules.
Table 5.3 Buffered OIMM input capacitance
Parameter Symbol Micron Mosel Vitelic
Input Capacitance: AO-A11, BAO, BA1, Ci1 8 5
RAS#, CAS#, WE#
Input Capacitance: SO#-S3#, CKEO, Ci2 8 5
OOMBO#-OOMB?#
Input Capacitance: CKO Ci3 6 4
Input Capacitance: REGE Ci4 5 5
Input Capacitance: SCl, SAO-SA2, WP Ci5 12 5
Input/Output Capacitance: 000-0063, Cio 16 6.5
CBO-CB?, SOA
All the values are measured in pF
These ratings are for a single OIMM. Which means that forthe data capture card the
components must be able to drive two OIMMs at a time, the total capacitance will now
be a meagre 32pF.
With the specified rise time of 5ns:
dV
I=C-
dt
32p x 1.2
=
5n
1= 7.68mA
Which means the components connected to the OIMM must only be able to drive
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15.36mA. This is considerably less than the almost 100mA needed for the
unbuffered DIMMs.
5.2.2 The serial presence detect (SPD) function
DIMM modules include a serial EEPROM which stores information about the module.
The system board can gather information from this chip and change the necessary
settings in order to be compatible with the DIMM.
Table 5.4 lists the SPD interface signals.
Table 5.4
r-
Signal
I-
SA(2:0)
I-
SCl
I-
SDA
Description
SPD interface signals
Address inputs
Clock input
Serial data input/output
The SPD interface uses the 12C (Synchronous 2-Wire Bus) protocol. Figure 5.5
shows the common clock I common data wiring option used forthe data capture card.
SA(O:2) are wired at each DIMM socket in a binary sequence for a maximum of 8
devices. The SDA and SCl are common across all positions and are required to
have pull-up resistors.
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Dlr\l1M POSITION 5
DII'.'lM POSITION 4
DIMM POSITION 3
DIMM POSITION 2
Figure 5.5 SPD wiring option
The format for the SPD EEPROM data is listed in appendix D. The required fields
must be supported for the DIMM to be compliant to the standard.
SPD clock and data conventions
Data states on the SDA line can change only during SCl lOW. SDA state changes
during SCl HIGH are reserved for indicating start and stop conditions (Figures 5.6
and 5.7).
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SPD start condition
All commands are preceded by the start condition, which is a HIGH-ta-laW transition
of SOA when Sel is HIGH. The SPD device continuously monitors the SOA and
Sel lines for the start condition and will not respond to any command until this
condition has been met.
SPD stop condition
All communications are terminated by a stop condition, which is a laW-ta-HIGH
transition of SOA when Sel is HIGH. The stop condition is also used to place the
SPD device into standby power mode.
SPD acknowledge
Acknowledge is a software convention used to indicate successful data transfers. The
transmitting device, either master or slave, will release the bus after transmitting eight
bits. During the ninth clock cycle, the receiver will pull the SOA line lOW to
acknowledge that it received the eight bits of data (Figure 5.8). The SPD device will
always respond with an acknowledge after recognition of a start condition and its
slave address. If both the device and a write operation have been selected, the SPD
device will respond with an acknowledge after the receipt of each subsequent eight-
bit word. In the read mode the SPD device will transmit eight bits of data, release the
SOA line and monitor the line for an acknowledge. If an acknowledge is detected and
no stop condition is generated by the master, the slave will continue to transmit data.
If an acknowledge is not detected, the slave will terminate further data transmissions
and await the stop condition to return to standby power mode.
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5.2.3 DIMM speed classification
Intel created both the specifications for the PC66 and the PC100 SDRAM DIMMs
which tightly define their electrical characteristics. The PC100 and PC66 DIMMs look
the same and have the same pinouts. Both start out with the same basic concepts
and similar physical appearances but both are really quite different from performance
aspects. On the module itself, the PC100 specification requires that the length of the
traces be kept shorter than the PC66 modules. The shorter the traces the faster the
electrical signals can travel on and off the module. The routing of the traces on the
PC100, because they need to be kept shorter, has to use a 61ayer PCB as compared
to a 4 layer PCB used on the PC66. The PC100 modules require faster speed
SDRAM components than the PC66. A PC100 module can run at the same speed
as a PC66 module, but a PC66 module will not work at the same speed as that of a
PC100 module.
The SPD content of the PC100 SDRAM modules is different from the content of the
PC66 SDRAM modules. The maximum rated speed or bus frequency information is
contained in the SPD, along with the CAS latency parameters. A system will use this
information to determine if it can support the module and how to configure the
onboard memory controller.
5.2.4 Choice of DIMM to be used on the capture card
In the first version of the final design unbuffered DIMMs was used. As predicted the
high capacitance of the input pins required that additional driver chips be added
between the DIMMs and the other components. The problem with these buffers was
that they had to be capable of handling very high frequencies, provide enough current
to drive the DIMMs and operate at 3.3V levels. The SN74AL816244, 16-bit
buffer/driver with 3-state outputs from Texas Instruments was considered to be used
in conjunction with the unbuffered DIMMs. Due to the delays that the buffers induced
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as well as availability problems the decision was made to use buffered DIMMs and
connect them directly to the other components.
The 256MB registered SDRAM DIMM, MT36LSDT3272, from Micron was chosen.
At that stage no local distributerof DIMMs in South Africa had any registered DIMMs.
The only other option was to import the DIMM from overseas. Micron marketed
through Crucial Technology to educational institutions was at that stage the only
viable source. Although the DIMM that was ordered has a Crucial Technology part
number, it is equivalent to the Micron one listed above.
The complete pinout for the 168-pin buffered DIMM is provided in appendix E1, as
well as a functional description of the pins in appendix E2.
The truth table in Table 5.5 provides a general reference of available commands.
Table 5.5 Available commands truth table
R C D
C W
A A Q
Name (function) 5 E ADDR DQs
5 5 M
# #
# # B
COMMAND INHIBIT (NOP) H X X X X X X
NO OPERATION (NOP) L H H H X X X
ACTIVE (Select bank and activate
L L H H X Bank/Row X
row)
READ (Select bank and column, and
L H L H X Bank/Col X
start READ burst)
WRITE (Select bank and column,
L H L L X Bank/Col Valid
and start WRITE burst)
BURST TERMINATE L H H L X X Active
PRECHARGE (Deactivate row in L L H L X Code X
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bank or banks)
AUTO REFRESH or SELF
L L L H X X X
REFRESH (Enter self refresh mode)
LOAD MODE REGISTER L L L L X Op-code X
Write Enable/Output Enable - - - - L - Active
Write Inhibit/Output High-Z - - - - H - High-Z
The complete DIMM datasheet is provided on the attached CD, under
\DATASHEETS\DIMM.
5.3 Controller
Each of the two parts of the controller is realised in a FPGA. Both the main controller
and program controller interface with both 5V and 3.3V devices and have a very high
I/O count. At the time of the design of the final card the choice of large I/O FPGAs
were very limited and these devices were still very expensive. The first choice was
the vendor. The final choice was between Actel, Xilinx and Altera. The problem with
Actel at that stage was that almost all their FPGAs were only one time programabie.
Given the fact that this design was the first to utilise the PCI bus, have mixed supply
and voltage levels and make use of DIMMs, it will not have been possible to add all
the unknown factors into the simulation of the design before programming the
FPGAs. The different components of the design had to be tested first before they
could be integrated into one final design. The design and simulation tools of Xilinx
were very underdeveloped which made simulation process very tedious. On the
other hand the Altera tools provided an integrated environment fordesign, simulation
and implementation of VHDL applications. Good design experience was obtained
from undergraduate use of the tools as well as projects done for postgraduate
subjects. On the hardware side Altera was also on the leading edge with new FPGA
technologies. The choice was between one of their BGA (ball-grid array) package
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options. The FLEX 1OKfamily offered high performance, over 1OOMHz,high density,
up to 250 000 gates, 3.3V supply voltage and MultiVolt I/O operation, able to drive
5V and 3.3V devices. The EPF10K30ABC356-3 was chosen for the program
controller and the EPF 1OK50VBC356-3 for the main controller. These chips have the
same pinout, but the 10K30 has 30 000 gates and the 10K50 50 000.
The 10k30/50 has a maximum output driving capability of 25mA, which means that
with:
dV
I=C-
dl
dl
C=I-
dV
=
25m x 5n
1.2
C= 104pF
The maximum capacitive load that the FPGA can drive is 104pF, which is adequate
for the OIMMs being used.
Only the program controller is configured at power-on with an Altera EPC2
configuration EEPROM or can also be configured using the Atera Bit- or ByteBIaster
during the debugging phase. The main controller can either be configured by the
program controller or with the Bit- or ByteBIaster.
Several LEOs are also connected to the two FPGAs to assist in debugging.
The complete datasheets for the FPGAs and the EPC2 are provided on the attached
CD, under \DATASHEETS\AL TERA.
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5.4 Clock
To help with the development stage of the card a variable clock was needed. This
would make it possible to first test the components at low speeds and then operate
them at full speed. The Cypress ICD2053B programmable clock generator was
selected due to its ease of use and frequency range. The output frequency may be
changed on the fly to any desired frequency value between 391 kHz and 100 MHz
at TTL levels. Table 5.6 gives the signal description for the ICD2053B.
Table 5.6 ICD2053B pin description
Name Pin Description
Number
XTAlOUT 1 Reference crystal feedback
SClK 2 Serial clock input line for programming purposes
GND 3 Ground
DATA 4 Serial data input line for programming purposes
ClKOUT 5 Programmable clock output. This clock output can be
three-stated by either pin 7, when it is configured as an
Output Enable pin, or by bit 1 of the Control register.
VDD 6 +5 volts
MUXREFI 7 If bit 3 (Pin 7 Usage) in the Control register is set to 1,
OE this input pin controls the multiplexed reference
frequency function.
If bit 3 (Pin 7 Usage) in the Control Register is set to 0,
this input pin controls the three-state output function.
On power-up, pin 7 implements the DE function; a
HIGH on pin 7 enables ClKOUT.
XTALIN 8 Reference crystal input or external reference input
(f(REF»)
7 6 5 4 3 2 1 0
o (Reserved) o (Reserved) Duty Cycle o (Reserved) Pin 7 MUXREF OE Control Enable
Adjust (Set to Usage Control Program
1) Word
Figure 5.9 ICD20538 control register
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5.4.1 ICD2053 registers
The ICD20538 contains two registers, the Control and Program registers. These
registers are written to using a protocol which uses a Protocol word = 011110 to
distinguish Control register data from Program register data. This Protocol word is
recognized by the four sequential 1s; therefore, all other data sent must have a 0 bit
stuffed in after each sequence of three sequential 1s (whether originally followed by
a 1 or a 0). This is called bit-stuffing.
All serial words are shifted in bit by bit starting with the LS8. A low-to-high transition
on SCLK is used to shift data. Whenever the Protocol word is detected, the preceding
8 bits are transferred into the Control register. The control command is then
immediately executed.
5.4.1.1 Control register
The Control register is used to control the non-frequency setting aspects of the
ICD20538. It is an 8-bit register, which is defined as shown in figure 5.9 and 5.10.
cF
5.
T
w
Definition
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Bit
Set to 1 to reduce duty cycle by approximately 0.7 I1S. Normally set lo 1.------------------------iDefinition of whether pin 7 is MUXREF or OE input pin
0= Pin 7 is OE input (default)
1 = Pin 7 is MUXREF input
RESERVED For future use. Set to O.
Duty Cycle Adjust
Pin 7 Usage
MUXREF Control Allows internal conlrolof MUXREF. If enabled, this fealure autornaticauy multiplexes the reference
frequency to Ihe CLKOUT output. This is used lo cllange output glitch-free lo new frequencies.
o = CLKOUT is VCO frequency
1 = CLKOUT is f(REF) (default) ------------------------iForces tile CLKOUT output Into a tllree-state mode
0= CLKOUT is VCO frequency or f(REF) (default) (depending on current MUXREF state)
1 = CLKOUT is three-stated
OE Control
Enable Program
Word
Enable Program word loading into Program register. wnsn enabled. tile Program word may be shifted
in. This permits changing ths Control register withoul disturbing Program register data.
o = Program register is disabled from loading (default)
1 = Program register is enabled to receive data
igure 5.10 ICD20538 control register definition
4.1.2 Program register
he Program register can be loaded with a 22-bit programming word, the fields of
hich are defined in figure 5.11.
Field
P Counter value (P')
Duty Cycle Adjust Up
(D)
# of
Bits
7
1
Notes
MSB (Most Significant Bits)
Set to logic 1 to increase
duty cycle by approx. 0.7
ns. Normally set to 1.
3Mux (1\4)
Q Counter value (0') 7
Index (1) 4 LSB (Least Significant Bits)
Figure 5.11 ICD20538 program register
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The output clock frequency, ClKOUT, is determined by the following relation:
CLKOUT = Fvcf'G:
With:
F,eD = ( 2 X f(REF) x~l
With:
P'= P- 3
Q'= Q- 2
To assist with these calculations, Cypress provides the BITCAlC program. BITCAlC
automatically generates the appropriate values forthe Control as well as the Program
register according to the desired function and frequency. A copy of BITCAlC as well
as the complete datasheet are included on the attached CD, under
\DATASHEETS\CLOCK.
Although using the ICD2053B provides a variable clock signal forthe board, there still
two problems: the signal is 5V TTL levels and the chip does not have enough output
power to drive the clock inputs of all the chips on the board including the DIMMs.
However Quality Semiconductor has released an application note describing how to
convert signals from 5V to 3.3V, using their QuickSwitch bus switch family. The
application note as well as the datasheet for the QS3l384 are included on the
attached CD, under \DATASHEETS\CLOCK.
The output limiting characteristics of the QuickSwitch can be used to make a very
efficient 5V TTL to 3V TTL converter. By supplying 4.3V to the VCC pin of a
QuickSwitch device, the driven output will be limited to 3.3V maximum, even under
light loading. A 4.3V VCC is created by adding two 1N4007 diodes between the 5V
supply and the device. The diodes will provide approximately O.70V drop, supplying
the QS3l384 with a VCC of 4.3V.
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Now that a 3.3V clock is available, the next step is to provide a way to distribute it to
all the components on the board. The Texas Instruments CDC516 3.3V Phase lock
loop Clock Driver was used to provide enough clock lines with adequate driving
capabilities. The CDC516 is specifically designed for use with synchronous DRAMs.
The CDC516 is organised in four banks of four outputs. Each bank of outputs can
be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When
the G inputs are high, the outputs switch in phase and frequency with ClK; when the
G inputs are low, the outputs are disabled to the logic-low state. Figure 5.12 shows
the function table of the CDC516.
OUTPUTS-------tINPUTS
1Y
(0:3)
2Y
(0:3)
3Y 4Y
(0:3) (0:3)____;......;.----t
L L
L L
L H
H L
H H
L L
L H
H L
H H
L L
L H
H L
H H
L L
L H
H L
H H
1G 2G elK FBOUT3G 4G
X
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
X
L
L
L
L
H
H
H
H
L
L
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H
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Figure 5.12 CDC516 function table
The datasheet for the CDC516 is included on the attached CD, under
\DATASHEETS\CLOCK.
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5.5 Data interface
As with the controller interface the data interface is realised in a FPGA. The same
FPGA, the Altera EPF1OK30ABC356-3, as is used for the program controller is used.
The choice of this FPGA is based on the same reasons as that of the controller
interface.
For the Lantaba interface the National DS92LV121 0 deserialiser is used to decode
the incoming data from the Lantaba camera. For the SUNSAT interface the Texas
Instuments SN65LVDS32 high-speed differential line receiver is used to interface
with the differential driver on the ground station interface. These signalling
techniques reduce the power consumption and increase the signalling speed.
5.6 pel interface
The AMCC S5933 PCI bus controller is used as an interface with the PCI bus. This
device was chosen because of the hands on experience obtained in the development
of the prototype data capture card.
Chapter 6
Hardware implementation of final product
design
6.1 PCB layout
The layout of the card is very important. In addition to the EMI problems due to the
high clock frequencies, the physical track lengths of the clock signals are very
important. It is necessary to keep the track lengths of the clock signals of every
DIMM equal to ensure that the specifications are met. The schematic capture and
the PCB layout were done by Johan Grobbelaar from SED at the University of
Stellenbosch. Figure 6.1 shows the diagram of the card with the interconnecting
signals.
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Figure 6.1 Final data capture card diagram
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In addition to the control signals needed for the different components table 6.1 lists
the additional signals and their descriptions.
Table 6.1 Additional signal descriptions
Signal Description
SWITCH Switches the camera on and off
EXTDATRDY Shows when 64-bits of data were received
EXTDATEN Enable the FPGA for data capturing
OPEN Output enable
RESET Resets the FPGA
DICONT[7:0] Extra control lines
TALK[8:0] Extra communication lines
PCONT[15:00] 16-bit communications bus
At power up only the program controller FPGA is configured. The other FPGAs will
only be configured before the actual data capturing starts. The lines of the
unconfigured FPGAs are all in tri-state until the FPGA is configured. It is thus
possible for the devices connected to these FPGAs to latch up or go into an
undefined state. To ensure that all the components on the board are disabled until
accessed by the FPGAs the following lines have resistors connected to them to either
pull them up to Vcc or down to ground.
SN65L VDS32 - Deserializer
PWRDWN# and REN are pulled down. Driving these signals low enters the device
in power-down mode.
SN65LVDS32 - Line Receive
G# is pulled up. Since G is connected to ground, driving G# high tri-states the output
signals.
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ICD2053B - Clock generator
MUXREF#/OE is pulled up. The default value of bit 3 of the control register is 0, thus
the MUXREF#/OE pin is used as DE. Driving this pin high causes the clock output
to be tri-stated.
QS3L384 - Quick Switch
BEA# is pulled up. With BEA# high outputs A[4:0] are disconnected.
CD516 - Clock Driver
G[4:1] are pulled down. Driving G[4:1] low causes the output to stay low, thus
disabling the output signals.
DIMM
CKE[1 :0] lines are pulled low. Driving the clock enable signal low deactivates the
clock signals. Deactivating the clock causes the device to go into power-down mode.
To aid in the debugging of the board some LEOs were added as well as several test
points on crucial signal lines.
Part of the PCI specification is that both 5V as well as 3.3V are supposed to be
available on the PCI socket. Unfortunately after some measurements were made on
several motherboards it was found that very few motherboards available at that stage
supplied 3.3V to the PCI bus. The only motherboards that did, were those
manufactured by Intel. External power connectors were added to be used if the
motherboard did not supply any of the voltages.
The complete schematics and PCB layout of the final card are provided on the
attached CD, under \DATASHEETS\PCB.
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6.2 Population of the card
Most of the components on the board are surface-mount and can be soldered by
hand, but it is impossible to solder the BGA components by hand. This meant that
the board had to be soldered using the reflow soldering process. With this process
soldering paste is applied to the solder pads on the PCB. The components are then
carefully placed in the correct position. The whole board is then baked in an oven.
This baking process requires that the components must be evenly heated to certain
temperatures for certain times to ensure secure connections. These times are
determined by the temperature profile of the different components. The temperature
profile is how long it takes for the complete chip to reach the required temperature
ranges. To determine the temperature profile of the FPGAs a mechanical sample
was obtained from ALTERA and this was used to make measurements to determine
the temperature profile. Another requirement of this soldering process is that the
components are completely moisture free. If any moisture is present, it might cause
the component to explode during the baking process. To ensure that the
components were moisture free, they were baked at a low temperature for a long
time the day before the board was soldered. The temperature profile measurements
and soldering were done by Elprom.
Although it is possible to solder boards with surface mount components on both sides
with reflow soldering, it was not done with this board because of the cost. When
double sided boards are soldered, the components must first be glued to the PCB.
This meant that the surface mount components on the solder side of the PCB and
the through hole components had still to be done by hand. This was done by Johan
Arendse from the ESL laboratory at the University of Stellenbosch.
The board is now complete and ready for the implementation phase.
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Chapter 7
Conclusion
As was seen the prototype met the requirements of its design specification
completely. With the design and implementation of the prototype a thorough
knowledge was obtained of the working of the PCI interface and the coupling to the
PCI bus. Thorough knowledge was also obtained in software interfacing to the PCI
bus and memory manipulation. Expert knowledge was obtained in the simulation and
implementation of designs using VHDL. Simulation is a very powerful tool in the
implementation and debugging of a design. Building on this, the final card was
designed. The design of the final card provided a series of interesting design
challenges. First was component choice. The choices made affected the complete
design. The factors of cost, performance and availability had to be considered in all
choices. The component choice led to the next obstacle of different signal voltage
levels which had to be solved. A study into different memory types provided good
knowledge of available memory types and also the implementation and working of
DIMMs. In all choices that were made the effect on the performance of the card as
a whole had to be kept in mind.
The design meetings that were held definitely reduced the amount of modifications
needed to fix design errors and even prevented a catastrophic flaw in the layout. But
to err is human and the following errors still slipped through the design checks:
Clock Generation Schematic:
CKO and CK1, G(4:1) on U13 - CDC516, is pulled up to 3V. It must be pulled down
to ground.
Chapter 7. Conclusion 142
CLKCTL4, BEA# on U11 - QS3L384, is pulled down to ground. It must be pulled up
to 5V.
The other problem is that the DS92LV121 0 deserialiser has the incorrect footprint.
This happened because the chip that was ordered as a sample was a different
footprint than the one that was received. The PCB layout had to be done before the
chips arrived.
With the implementation of the board further problems with the design will
unfortunately still be found. Hopefully they will all be on the external layer of the
board so that they can be fixed.
Although the high speed data link was one of the few subsystems of SUNSAT I that
failed and never worked and thus meant that the card was not needed at that time
and that the Lantaba project was dropped due to Government cutbacks. The data
capture card was the first design done at the University of Stellenbosch utilising the
PCI bus. It also was one of the first digital high speed and mixed supply voltage PCB
layouts done at the University. Still today very few PCI designs have been done and
there is still a need for a PCI capture card. This design provides an excellent
opportunity for an undergraduate student to do his final year design project on or
even as a project for a masters student. Although the design was done a while back
all the technologies used on the board are still relevant and being used today.
What was also found during the process of the development of the board is that the
PCI bus is extremely complex and expensive to incorporate in a design. However
there will always be applications where very high speeds are required as well as the
functionality that is offered by the PCI bus. For other less complex designs other
ways of interfacing with the personal computer are much more cost effective, such
as the Universal Serial Bus and the IEEE1394 FireWire.
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Appendix A
Mailbox implementation
A1 VHDL
************************************************************************
*** ***
*** MailBox implementation ***
*** ***
*** Ver 1.0 ***
*** ***
*** WJ van der Westhuizen ***
*** ***
__************************************************************************
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity MailBox is
Port ( __AMCC interface
ClK : in
DO : inout
ADR : out
BE : out
Selct : out
RD : out
WR : out
__External data interface
Data In : in
Data Strb : in
DataError : out
std_logic;
std_logic_vector(31 downto 0);
std_logic_vector(6 downto 2);
std_logic_vector(3 downto 0);
std_logic;
std_logic;
std_logic;
std_logic;
std_logic;
std_logic
);
end MailBox;
Architecture Architecture MailBox of MailBox is
__Data interface signals
signal Data_Counter: integer range 0 to 31;
__The amount of bits recieved
signal Shift_Reg : std_logic_vector (31 downto 0);
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__Buffer in which the incoming data is stored
signal Data_Valid : std_logic := 'Q';
__Set when 32 bits was recieved and Shift_Reg moved to data
signal Data_Valid_Flag: std_logic := '1';
__Used to set DataError and as a condition to read data
__Reset = Q => Data_Valid_Flag = Q
__Data Valid = 1 => Data_Valid_Flag = 1
__DataReadFlag = 1 => Data_Valid_Flag = Q
signal Data: std_logic_vector(31 downto Q);
__Temp. store place for the recieved data
__AMCC interface signals
signal PCI_Counter : integer range Q to 2;
__ PCI clock counter
signal Data_Read: std_logic_vector(31 downto Q);
__Used to store data read from the AMCC card
signal Read_Flag: std_logic := 'Q';
__Set if data must be read from DO
signal Write_Flag: std_logic := 'Q';
__Set if data must be written to DO
signal MBox_E_F : std_logic := 'Q';
__Used to see when data was read from Mailbox
__When bits in Data Read is set MBox E F is set- - -
signal Data_Read_Flag : std_logic := 'Q';
__Set when data was read
signal Fin_Read: std_logic := 'Q';
__Set when data was read
signal Reset: std_logic := 'Q';
__ Used to initialize the signals
begin
****************************************************************
*** ***
__*** Counts the incoming bits to packets of 32 bits ***
*** ***
****************************************************************
Data_Strobe _Counter: process
begin
wait until Data Strb'event and Data Strb = '1';
Data_Counter <= Data_Counter +1;
end process Data_Strobe_Counter;
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*****************************************************************
*** ***
*** Shifts the incoming data into a 32 bit register ***
*** ***
*****************************************************************
Shift_Register: process
variable i : integer range 0 to 31 ;
begin
wait until Data Strb'event and Data Strb = '1';
for i in 31 downto 1 loop
Shift_Reg(i) <= Shift_Reg(i-1);
end loop;
Shift_Reg(O) <= Data_In;
end process Shift_Register;
************************************************************************
*** ***
*** Sets Data Valid and moves recieved data to Data ***
*** ***
************************************************************************
Data_Output: process
begin
wait until Data Strb'event and Data Strb = '1';
if Data Counter = 0 then
Data_Valid <= '1';
Data <= Shift_Reg;
else
Data Valid <= '0"- ,
end if;
end process Data_Output;
*********************************************************
*** ***
--*** Die deel stuur data na die AMCC kaart ***
*** ***
--*********************************************************
--********************************************************************************
*** ***
*** Checks Data_Valid and Data_Valid Flag
If previous data was not read by the PC sets DataError ***
***
***
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*** ***
********************************************************************************
Data_Overflow: process
begin
wait until Data Valid'event and Data Valid = '1';
if Data_Valid_Flag = '1' then
DataError <= '1';
else
DataError <= '0';
end if;
end process Data_Overflow;
*****************************************************************
*** ***
*** Generates a Reset signal ***
*** ***
*****************************************************************
Rset: process
begin
wait until Data_Strb'event and Data_Strb = '1';
Reset <= '1';
end process Rset;
*****************************************************************
*** ***
*** Counts the PCI clock ***
*** ***
*****************************************************************
Clock_Counter: process
begin
wait until clk'event and clk = '1';
if PCI Counter = 2 then
PCI_Counter <= 0;
else
PCI_Counter <= PCI_Counter + 1;
end if;
end process Clock_Counter;
__************************************************************************
*** ***
*** Initializes Data Valid with Reset ***
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***
Sets Data_Valid_Flag if Data_Valid is set ***
Clears Data_Valid_Flag if Data_Read_Flag is set ***
***
*** ***
************************************************************************
Data_Valid_Process: process
begin
if Reset = '1' then
if Data Valid = '1' then
Data_Valid_Flag <= '1';
elsif Data_Read_Flag = '1' then
Data_Valid_Flag <= '0';
else
Data_Valid_Flag <= Data_Valid_Flag;
end if;
else
Data_Valid_Flag <= '0';
end if;
end process Data_Valid_Process;
*****************************************************************
*** ***
*** Read or write to DO ***
*** ***
*****************************************************************
Set_DO: process
begin
if Read_Flag = '1' then
DO <= (others =>'Z');
Data_Read <= Da;
elsifWrite_Flag = '1' then
DO <= data;
else
DO <= (others =>'Z');
end if;
end process Set_DO;
*****************************************************************
*** ***
*** When Fin Read event then MBox E F is set ***
*** ***
*****************************************************************
MBEF: process
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begin
wait until Fin Read'event and Fin_Read = '1';
if (Data_Read(19) = '1') or (Data_Read(18) = '1') or
(Data_Read(17) = '1') or (Data_Read(16) = '1') then
MBox_E_F <= '0';
else
MBox_E_F <= '1';
end if;
end process MBEF;
************************************************************************
*** ***
__*** Checks the AMBEF register and reads data from AIMB ***
*** ***
************************************************************************
Data_lO: process
begin
wait until elk'event and elk = '1';
if MBox E F = 'a' or Fin Read = 'a' then- - -
Data_Read_Flag <= '0';
case PCI Counter is
when 0 =>
Be <= "0000";
ADR <= "01101";
Selct <= '0';
WR <= '1';
RD <= '0';
Read_Flag <= '0';
Write_Flag <= '0';
Fin_Read <= '0';
when 1 =>
Read_Flag <= '1';
Write_Flag <= '0';
Fin Read <= '0"- ,
when 2 =>
Selct <= '1';
RD <= '1';
WR <= '1';
Be <= "1111 ";
ADR <= "00000";
Read_Flag <= '0';
Write_Flag <= '0';
Fin_Read <= '1';
end case;
elsif MBox_E_F = '1' and Fin_Read = '1' and Data_Valid_Flag = '1' then
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case PCI Counter is
when 0 =>
Data_Read_Flag <= '0';
Be <= "0000";
ADR <= "00100";
Selct <= '0';
WR <= '0';
RD <= '1';
Read_Flag <= '0';
Write_Flag <= '1';
Fin_Read <= '1';
when 1 =>
Data_Read_Flag <= '0';
WR <= '1';
Selct <= '0';
Read_Flag <= '0';
Write_Flag <= '1';
Fin_Read <= '1';
when 2 =>
Selct <= '1';
WR <= '1';
RD <= '1';
Be <= "1111 ";
ADR <= "00000";
Data_Read_Flag <= '1';
Read_Flag <= '0';
Write_Flag <= '0';
Fin Read <= '0"- ,
end case;
else
Data_Read_Flag <= '0';
Selct <= '1';
WR <= '1';
RD <= '1';
Be <= "1111 ";
ADR <= "00000";
Read_Flag <= '0';
Write_Flag <= '0';
Fin Read <= '0"- ,
end if;
end process Data_lO;
end Architecture_MailBox;
The VHDL file is provided on the attached CD, under \VHDL \MAILBOX\,
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A2 Pinout
Table A.1 Mailbox implementation pinout
Signal Pin number
ADR2 72
ADR3 71
ADR4 70
ADR5 69
ADR6 67
BEO 13
BE1 9
BE2 8
BE3 7
elK 12
Data In 31-
Data Strb 54
DataError 1
DOO 2
D01 15
D02 16
D03 18
D04 19
D05 21
D06 22
D07 23
D08 24
D09 25
D010 34
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0011 35
0012 37
0013 39
0014 40
0015 41
0016 42
0017 43
0018 44
0019 45
0020 46
0021 79
0022 81
0023 82
0024 83
0025 84
0026 64
0027 63
0028 62
0029 61
0030 60
0031 58
RO 57
Selct 66
WR 56
FIFO implementation
*****************************************************************
*** ***
*** FIFO implementation ***
*** ***
*** Ver 1.0 ***
*** ***
*** WJ van der Westhuizen ***
*** ***
*****************************************************************
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
-- Incoming data
Data_ln : in std_logic;
Data_Strb : in std_logic;
Status : out std_logic
Appendix B
81 VHDL
entity MBFIFO is
Port ( elk
DO
ADR
BE
Selct
RD
WR
-- FIFO
WRFULL
RDFIFO
WRFIFO
);
end MBFIFO;
: in std_logic;
: inout std_logic_vector(31 downto 0);
: out std_logic_vector(6 downto 2);
: out std_logic_vector(3 downto 0);
: out std_logic;
: out std_logic;
: out std_logic;
: in std_logic;
: out std_logic;
: out std_logic;
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Architecture Architecture MBFIFO of MBFIFO is
-- Data Interface
signal Data_Counter : integer range 0 to 31;
-- The amount of bits recieved
signal Data: std_logic_vector(31 downto 0);
-- Temp. store place for the recieved data
signal Shift_Reg : std_logic_vector (31 downto 0);
-- Buffer in which the incoming data is stored
signal Data_Valid: std_logic;
-- Set when 32 bits was recieved
-- FIFO interface
signal FIFO_Counter: integer range 0 to 3;
-- Data Valid counter
-- Data_Valid Sync
signal Data_ Valid_Sync_Reset: std_logic;
-- Used as a clear signal
signal Data_ Valid_Async_Out: std_logic;
-- Used to generate the sync signal
signal Data_ Valid_Sync: std_logic;
-- Sync version of Data_Valid
signal Data_Read : std_logic_vector(31 downto 0);
-- Used to store data read from the AMCC card
signal Read_Flag : std_logic := '0';
-- Set if data is read from DO
signal Write_Flag : std_logic := '0';
-- Set if data is written to DO
-- Signals to set Read_Flag and Write_Flag
signal DO_FIFO : std_logic;
-- Set when a FIFO write transactions is performed
signal DO_AIMB : std_logic;
-- Set when a mailbox status register read transaction is performed
signal DO_AOMB : std_logic;
-- Set when a mailbox write transaction is performed
-- FIFO
signal Write_FIFO : std_logic;
-- Set to write data to FIFO
signal Read_FIFO : std_logic;
-- Set to read data from FIFO
signal FIFO_Ready: std_logic;
-- Set when 4 * 32Bit data have been recieved
signal FIFO_Ready_Sync: std_logic;
-- FIFO_Ready synced to Clk
-_ FIFO_Ready Sync
signal FIFO_Ready_Sync_Reset : std_logic;
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-- Used as a clear signal
signal FIFO_Ready_Async_Out : std_logic;
-- Used to generate the sync signal
-- State machines
signal Reset: std_logic;
-- Sets state machine to a default known state
signal Not_Fifo : std_logic;
-- Set when finished accessing the FIFO
signal Data_Fin_Read : std_logic;
-- Set when finished checking AMEF
-- ReadIWrite state machine
type FIFOState_ Type is (FIFO_DefaultState, FIFO_s1, FIFO_s2, FIFO_s3, FIFO_s4);
-- Defines the possible states of the state machine
signal FIFOState : FIFOState_ Type;
-- The current state of the state machine
-- AIMB state machine
type AIMBState_ Type is (AIMB_DefaultState, AIMB_s1, AIMB_s2);
-- Defines the possible states of the state machine
signal AIMBState : AIMBState_ Type;
-- The current state of the state machine
-- AOMB state machine
type AOMBState_ Type is (AOMB_DefaultState, AOMB_s1, AOMB_s2);
-- Defines the possible states of the state machine
signal AOMBState : AOMBState_ Type;
-- The current state of the state machine
-- Signals to determine the state of Selct, RD, WR, Be and ADR
-- Vir AIMB toegange
signal AIMB_Selct: std_logic;
signal AIMB_RD : std_logic;
signal AIMB_WR: std_logic;
signal AIMB_Be : std_logic;
signal AIMB_ADR : std_logic;
-- Vir AOMB toegange
signal AOMB_Selct: std_logic;
signal AOMB_RD: std_logic;
signal AOMB_WR : std_logic;
signal AOMB_Be : std_logic;
signal AOMB_ADR : std_logic;
signal Make_Z : std_logic;
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begin
************************************************************************
*** ***
*** The following part handles the incoming serial data ***
*** ***
************************************************************************
*****************************************************************
*** ***
*** Counts the incoming bits to packets of 32 bits ***
*** ***
*** Pulse Data Valid when Data Counter = 0 ***
*** ***
*****************************************************************
Data_Clock_Cou nter: process
begin
wait until Data Strb'event and Data Strb = '1';
if Data Counter = 0 then
Data_Counter <= Data_Counter +1;
Data_Valid <= '1';
else
Data Counter <= Data_Counter +1;
Data Valid <= '0'·_ ,
end if;
end process Data_Clock_Counter;
__*****************************************************************
*** ***
*** Sync Data_ Valid with clock (Data_ Valid_Sync) ***
*** ***
*****************************************************************
DataValid_Async_ln : process(Data_ Valid_Sync_Reset, Data_Valid)
begin
if Data_Valid_Sync_Reset = '1' then
Data_Valid_Async_Out <= '0';
elsif Data Valid'event and Data Valid = '1' then
Data_Valid_Async_Out <= '1';
end if;
end process DataValid_Async_ln;
DataValid_Sync_Out: process
begin
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wait until Clk'event and Clk = '1';
if Data_Valid_Async_Out = '1' then
Data_Valid_Sync_Reset <= '1';
Data_Valid_Sync <= '1';
else
Data_Valid_Sync_Reset <= '0';
Data_Valid_Sync <= '0';
end if;
end process DataValid_Sync_Out;
*****************************************************************
*** ***
--*** Shifts the incoming data into a 32 bit register
***
***
***
*****************************************************************
Shift_Register: process
variable i : integer range 0 to 31 ;
begin
wait until Data Strb'event and Data Strb= '1';
for i in 31 downto 1 loop
Shift_Reg(i) <= Shift_Reg(i-1);
end loop;
Shift_Reg(O) <= Data_ln;
end process Shift_Register;
--*****************************************************************
*** ***
--*** Moves recieved data to Data ***
*** ***
*****************************************************************
Data_Output: process
begin
wait until Data Strb'event and Data Strb= '1';
if Data Counter = 0 then
Data <= Shift_Reg;
end if;
end process Data_ Output;
--************************************************************************
*** ***
*** The follwing part handles the communications with the ***
AMCC PCI card ******
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*** ***
************************************************************************
*****************************************************************
*** ***
*** Counts DataValid ***
*** ***
*** ***
*****************************************************************
Not_FIFa_Counter: process
begin
wait until Not_Fifo'event and Not Fifo == '0';
if FIFO Counter == 3 then
FIFO_Counter <== 0;
FIFO_Ready <== '0';
elsif FIFO Counter == 0 then
FIFO_Counter <== FIFO_Counter + 1;
FIFO_Ready <== '1';
else
FIFO Counter <== FIFO_Counter + 1;
FIFO_Ready <== '0';
end if;
end process Not_FIFa_Counter;
*****************************************************************
*** ***
__*** Sync FIFO_Ready with Clk(FIFO_Ready_Sync) ***
*** ***
*****************************************************************
Fifo_Async_ln: process(FIFO_Ready_Sync_Reset, FIFO_Ready)
begin
if FIFO_Ready_Sync_Reset == '1' then
FIFO_Ready_Async_Out <== '0';
elsif FIFO_Ready'event and FIFO_Ready == '1' then
FIFO_Ready_Async_Out <== '1';
end if;
end process Fifo_Async_ln;
Fifo_Sync_Out: process
begin
wait until Clk'event and Clk == '1';
if FIFO_Ready_Async_Out == '1' then
FIFO_Ready_Sync_Reset <== '1';
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FIFO_Ready_Sync <= '1';
else
FIFO_Ready_Sync_Reset <= '0';
FIFO_Ready_Sync <= '0';
end if;
end process Fifo_Sync_Out;
*****************************************************************
*** ***
__*** Generates a reset signal ***
*** ***
*****************************************************************
res: process
begin
wait until Data_Strb'event and Data_Strb = '1';
reset <= '1';
end process res;
*****************************************************************
*** ***
__*** FIFO state machine ***
*** ***
__*****************************************************************
FIFO_State_Machine: process(Clk)
begin
if reset = '0' then
FIFOState <= FIFO DefaultState;
elsif (Clk'event and Clk = '1') then
case FIFOState is
when FIFO DefaultState =>
if Data Fin Read = '1' then
FIFOState <= FIFO_s1;
else
FIFOState <= FIFO_DefaultState;
end if;
when FIFO s1 =>
if (Data_Read(O) = '1') and (Data_Read(1) = '0') and
(Data_Read(2) = '1') and (Data_Read(3) = '0') then
FIFOState <= FIFO_s2;
Status <='0';
else
FIFOState <= FIFO DefaultState;
Status <='1 ';
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end if;
when FIFO s2 =>
FIFOState <= FIFO_s3;
when FIFO s3 =>
FIFOState <= FIFO_s4;
when FIFO s4 =>
FIFOState <= FIFO_DefaultState;
end case;
end if;
end process FIFO_State_Machine;
FIFO_Signals: process
begin
wait until Clk'event and Clk = '1';
case FIFOState is
when FIFO DefaultState =>
-- Puts Da in tri-state
DO FIFO <= '0"- ,
-- Prevents any FIFO transactions
Read_FIFO <= '0';
Write FIFO <= '0"- ,
Not_Fifo <= '1';
when FIFO s1 =>
-- Puts Da in tri-state
DO FIFO <= '0"- ,
-- Prevents any FIFO transactions
Read_FIFO <= '0';
Write_FIFO <= '0';
Not_Fifo <= '1';
when FIFO s2 =>
-- Setup to read or write to DO
DO FIFO <= '1'.- ,
-- Setup to read or write to FIFO
Read FIFO <= '0"- ,
Write FIFO <= '0"- ,
Not Fifo <= '1'.- ,
when FIFO s3 =>
-- Setu p to read or write to DO
DO FIFO <= '1'.- ,
-- Setup to read or write to FIFO
Read FIFO <= '0"- ,
Write FIFO <= '1"- ,
Not Fifo <= '1'.- ,
when FIFO s4 =>
Appendix B. FIFO implementation 160
__Setup to read or write to DO
DO_FIFO <= '1';
__Setup to read or write to FIFO
Read_FIFO <= '0';
Write_FIFO <= '0';
Not_Fifo <= '0';
end case;
end process FIFO_Signals;
*****************************************************************
*** ***
__*** Read or write to FIFO ***
*** ***
*****************************************************************
Set_wrfifo_and_rdfifo: process
begin
if Write FIFO = '1' then
WRFIFO <= '0';
RDFIFO <= '1';
elsif Read FIFO = '1' then
WRFIFO <= '1';
RDFIFO <= '0';
else
WRFIFO <= '1';
RDFIFO <= '1';
end if;
end process Set_wrfifo_and_rdfifo;
*****************************************************************
*** ***
__*** Read or write to DO
***
***
***
*****************************************************************
RW_Da: process
begin
if DO_FIFO = '1' then
__ Set when a FIFO write transactions is performed
Read_Flag <= '0';
Write_Flag <= '1';
elsif Do_AIMB = '1' then
Set when a mailbox status register read transaction is performed
Read_Flag <= '1';
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Write_Flag <= 'Q';
elsif DO AOMB = '1' then
__ Set when a mailbox write transaction is performed
Read_Flag <= 'Q';
Write_Flag <= '1';
else
Read_Flag <= 'Q';
Write_Flag <= 'Q';
end if;
end process RW_DO;
Set_DO: process
begin
if Read_Flag = '1' then
Make Z <= '1"- ,
Data_Read <= DO;
elsif Write_Flag = '1' then
Make_Z <= 'Q';
else
Make Z <= '1"- ,
end if;
end process Set_DO;
Set_Z: process (Make_Z, Data)
begin
if Make Z = '1' then
DO <= (others =>'Z');
else
DO <= Data;
end if;
end process Set_Z;
*****************************************************************
*** ***
__*** State machine that reads the AIMB1 ***
*** ***
*****************************************************************
AIMB_State_Machine: process(Clk)
begin
if reset = 'Q' then
AIMBState <= AIMB DefaultState;
elsif (Clk'event and Clk = '1') then
case AIMBState is
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when AIMB DefaultState =>
if Data_Valid_Sync = '1' then
AIMBState <= AIMB_s1;
else
AIMBState <= AIMB_DefaultState;
end if;
when AIMB s1 =>
AIMBState <= AIMB_s2;
when AIMB s2 =>
AIMBState <= AIMB_DefaultState;
end case;
end if;
end process AIMB_State_Machine;
AIMB_Signals: process
begin
wait until Clk'event and Clk = '1';
case AIMBState is
when AIMB_DefaultState =>
AIMB Selct <= '1"- ,
AIMB_WR <= '1';
AIMB RD <= '1"- ,
AIMB_BE <= '1';
AIMB ADR <= '0"- ,
DO_AIMB <= '0';
Data Fin Read <= '0"- - ,
when AIMB s1 =>
AIMB Selct <= '0"- ,
AIMB_WR <= '1';
AIMB_RD <= '0';
AIMB_BE <= '0';
AIMB_ADR <= '1';
DO_AIMB <= '0';
Data_Fin_Read <= '0';
when AIMB s2 =>
AIMB Selct <= '0"- ,
AIMB_WR <= '1';
AIMB RD <= '0"- ,
AIMB BE <= '0"- ,
AIMB_ADR <= '1';
DO AIMB <= '1"- ,
Data Fin Read <= '1"- - ,
end case;
end process AIMB_Signals;
__*********************************************************************************
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*** ***
*** State machine that writes data to the AOMB to indicate
__*** to the PC that 4 * 32Bit data was written to the FIFO
***
***
*** ***
*********************************************************************************
AOMB_State_Machine: process(Clk)
begin
if reset = 'Q' then
AOMBState <= AOMB_DefaultState;
elsif (Clk'event and Clk = '1') then
case AOMBState is
when AOMB DefaultState =>
if FIFO_Ready_Sync = '1' then
AOMBState <= AOMB_s1;
else
AOMBState <= AOMB_DefaultState;
end if;
when AOMB s1 =>
AOMBState <= AOMB_s2;
when AOMB s2 =>
AOMBState <= AOMB_DefaultState;
end case;
end if;
end process AOMB_State_Machine;
AOMB_Signals: process
begin
wait until Clk'event and Clk = '1';
case AOMBState is
when AOMB DefaultState =>
AOMB_Selct <= '1';
AOMB_WR <= '1';
AOMB RD <= '1'·_ ,
AOMB_BE <= '1';
AOMB ADR <= 'Q'._ ,
DO_AOMB <= 'Q';
when AOMB s1 =>
AOMB Selct <= 'Q'._ ,
AOMB_WR <= 'Q';
AOMB RD <= '1'·_ ,
AOMB_BE <= 'Q';
AOMB ADR <= '1'·_ ,
DO AOMB <= '1'._ ,
when AOMB s2 =>
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AOMB_Selct <= 'Q';
AOMB_WR <= '1';
AOMB_RD <= '1';
AOMB_BE <= 'Q';
AOMB_ADR <= '1';
DQ_AOMB <= '1';
end case;
end process AOMB_Signals;
*****************************************************************
*** ***
*** Sets Selct ***
*** ***
*****************************************************************
Set_ Selct: process
begin
if AIMB Selct = 'Q' then
Selct <= 'Q';
elsif AOMB Selct = 'Q' then
Selct <= 'Q';
else
Selct <= '1';
end if;
end process Set_Selct;
*****************************************************************
*** ***
*** Sets WR ***
*** ***
*****************************************************************
Set_WR: process
begin
if AIMB WR = 'Q' then
WR <= 'Q';
elsif AOMB WR = 'Q' then
WR <= 'Q';
else
WR <= '1';
end if;
end process Set_WR;
*****************************************************************
*** ***
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*** Sets RD ***
*** ***
*****************************************************************
Set_RD: process
begin
if AIMB RD = '0' then
RD <= '0';
elsif AOMB RD = '0' then
RD <= '0';
else
RD <= '1';
end if;
end process Set_RD;
*****************************************************************
*** ***
*** Sets BE ***
*** ***
*****************************************************************
Set_BE: process
begin
if AIMB Be = '0' then
BE <= "0000";
elsif AOMB BE = '0' then
BE <= "0000";
else
BE <= "1111 ";
end if;
end process Set_BE;
*****************************************************************
*** ***
*** Sets ADR ***
*** ***
*****************************************************************
Set_ADR: process
begin
if AIMB ADR = '1' then
ADR <= "00000";
elsif AOMB ADR = '1' then
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ADR <= "00100";
else
ADR <= "00000";
end if;
end process Set_ADR;
end Architecture_MBFIFO;
The VHDl file is provided on the attached CD, under \VHDL \FIFO\.
82 Pinout
Table B.1 FIFO implementation pinout
Signal Pin number
ADR2 72
ADR3 71
ADR4 70
ADR5 69
ADR6 67
BEO 13
BE1 9
BE2 8
BE3 7
ClK 12
Data In 31_
Data Strb 54
DataError 1
DOO 2
D01 15
D02 16
D03 18
Appendix B. FIFO implementation 167
004 19
005 21
006 22
007 23
008 24
009 25
0010 34
0011 35
0012 37
0013 39
0014 40
0015 41
0016 42
0017 43
0018 44
0019 45
0020 46
0021 79
0022 81
0023 82
0024 83
0025 84
0026 64
0027 63
0028 62
0029 61
0030 60
0031 58
RO 57
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I::
Appendix C
Software
81 AMCC.CPP
#include <stdio.h>
#include <conio.h>
#include <alloc.h>
#include <except.h>
#include <iostream.h>
unsigned long XMSDriverAddr; II Address for XMS function calls
unsigned int XMSHandle;
unsigned long BufferLinAddr;
unsigned long DataCounter;
int CaptureResult;
II Data funcs
extern int Capturer):
II Mem funcs
extern int InProtectedO;
extern int XMSlnitO;
extern int LocalA20EnableO;
extern int LocalA20DisableO;
extern int XMSQueryFreeO;
extern int XMSAlloc(unsigned int Size);
extern int XMSFreeMem(unsigned int Handle);
extern unsigned long XMSLockMem(unsigned int Handle);
extern int XMSUnLockMem(unsigned int Handle);
extern void EnableFlatRealO;
extern int Testlvlodet):
extern void MemToHD(unsigned char far *dataarea);
typedef unsigned char dword; 1* 32-bit *1
dword far *testarr;
char DATStr[128];
void ConToBin(unsigned long dat)
{
stpcpy(DATStr, "");
unsigned long bit;
bit=1 ;
bit = bit«31 ;
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for (int x=0;x<32;x++) {
if ((dat&bit)!=O)
{
strcat(DATStr,"1 ");
}
else
strcat(DATStr, "0");
bit = bit » 1;
}
}
mainO
{
DataCounter = 0;
if (XMSlnit())
{
printf("XMSlnit returned True - XSMDriver OK\n");
}
else
{
printf("XMSlnit returned False - XMSDriver not found\n");
exit(O);
}
cout « "Free memory: " « dec « XMSQueryFreeO « endl;
if (InProtected())
{
printf("Processor in protected mode!\n");
exit(O);
}
else
{
printf("Processor not in protected mode\n");
}
cout« "LocalA20Enable :"« hex« LocalA20EnableO « endl;
EnableFlatRealO;
printf("Flat Real Mode Enabled!\n");
XMSHandie = XMSAlloc(1024); //1024 for 1 meg
// 31744 for 31 meg
cout « "Allocated 31M : Handle = " « dec « XMSHandie « endl;
cout « "Free memory: " « dec « XMSQueryFreeO « endl;
printf("Locking Memory.\n");
BufferLinAddr = XMSLockMem(XMSHandle);
cout « "BufferLinAddr :" « dec « BufferLinAddr « endl;
printf("Testing the memory ...\n");
if (Testlvlodetj)
printf("AIi went OK!\n");
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else
printf("Error in testing\n");
printf("Capturing data\n");
CaptureResult = Capturer):
if (CaptureResult != 0)
{
printf("Error capturing data!!\n");
cout « "CaptureResult :" « hex « CaptureResult « endl;
exit(O);
}
// file stuff
FILE *stream;
testarr = new dword[4096];
if (testarr == NULL)
{
cout «"ERROR" «endl;
exit(O);
}
printf("Maak leer op HO oop.\n");
/* open a file for update */
stream = fopen("OUMMY.FIL", "w+");
printf("File open:\n");
for (int j = 0; j < 64; j++) II j * 16 384bytes = amount saved
111984 for 31 meg
1164 for 1 meg{
printf("1nt array\n");
for (int i = 0; i < 4096; i++)
{
testarr[i] = 0;
}
printf("Array int fin\n");
printf("$#@@#$ Read data from memory and write to HO $#@@#$\n");
MemToHO(testarr);
cout « "Saved :" « dec « OataCounter « " Bytes" « endl;
for (int i = 0; i < 4096; i++)
{
/* write some data to the file */
ConToBin(testarr[i]);
fprintf(stream, "%s" ,OATStr);
} II end for
}
fclose(stream);
delete 0 testarr;
printf("FI N\n");
cout « "Unlocking Memory: " « XMSUnLockMem(XMSHandle) « endl;
cout « "Freeing 8M : " « XMSFreeMem(XMSHandle) « endl;
cout « "Free memory: " « dec « XMSQueryFreeO « endl;
II \n for new line
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cout « "LocalA200isable :" « hex « LocalA200isableO « endl;
}
82 FLAT.ASM
.model LARGE
.386p
.data
EXTRN _XMSOriverAddr : OWORO;
EXTRN _BufferLinAddr : OWORO;
EXTRN OataCounter : OWORO;
readcount dd o
LoadGOT OW 3 OUP (?)
GOT OW OOOOh,OOOOh,OOOOh,OOOOh
OW OFFFFh, OOOOh,9200h, OFFCFh
.code
.**************************************************************************
.************ ************
.************ XMSlnit ************
.************ ************,
.**************************************************************************,
PUBLIC @XMSlnit$qv
;Test if an XMS driver is present and get the API call address
;This is called from PASCAL as a function that returns a Boolean
@XMSlnit$qv PROC FAR
mov ax, 4300h ;Verify if there is an XMS driver
int 2Fh
cmp al, 80h
je XMSFound
jmp XMSError
XMSFound:
mov ax, 4310h
int 2Fh
mov word ptr _XMSOriverAddr[O], bx
mov word ptr _XMSOriverAddr[2], es
mov ah, 0
call dword ptr LXMSOriverAddr]
cmp ah, 02h
;Get XMS driver call address
;Get XMS version info
;Must be major version 2 or above
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jb
xor
XMSError
dx, dx
01h ;Return truemov ax,
ret
XMSError:
xor dx, dx
xor ax, ax
ret
@XMSlnit$qv ENDP
;Return False
.**************************************************************************
.************ ************
.************,
.************
InProtected ************
************
.**************************************************************************
PUBLIC @lnProtected$qv
;Test if the system is already in protected mode (including V86 mode)
@lnProtected$qv PROC FAR
mov eax, crO
and ai, 1 ;Isolate Protected Mode bit
ret
@lnProtected$qv ENDP
.**************************************************************************
.************ ************
.************ LocalA20Enabie ************
.************ ************,
.**************************************************************************
PUBLIC @LocaIA20Enable$qv
;Enable the A20 line. Needed to be able to address mem above 1M
@LocaIA20Enable$qv PROC FAR
mov ah, 05h ;Enable local A20 line
call dword ptr LXMSDriverAddr]
ret
@LocaIA20Enable$qv ENDP
.**************************************************************************,
.************ ************
.************ LocalA20Disabie ************
.************ ************
.**************************************************************************
PUBLIC @LocaIA20Disable$qv
;Disable the A20 line. Must be done before we leave the program
@LocaIA20Disable$qv PROC FAR
mov ah, 06h ;Disable local A20 line
call dword ptr LXMSDriverAddr]
ret
@LocaIA20Disable$qv ENDP
.**************************************************************************
.************ ************
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.************ XMSQueryFree ************
.************ ************
.**************************************************************************
PUBLIC @XMSQueryFree$qv
;Queries the amount of free XMS memory
@XMSQueryFree$qv PROC FAR
mov ah, 08h
call dword ptr LXMSDriverAddr]
mov ax, dx
ret
@XMSQueryFree$qv ENDP
.**************************************************************************
;Move K free into AX for return
.************ ************
.************ XMSAlloc ************
.************ ************
.**************************************************************************
PUBLIC @XMSAlloc$qui
;Allocate XMS memory. The amount (in K) to allocate is passed on the stack
@XMSAlloc$qui PROC FAR
push bp
mov bp, sp
mov dx, [bp+6] ;Get amount to allocate
mov ah, 09h
call dword ptr LXMSDriverAddr]
cmp ax, OOOOh
je AliocError
mov ax, dx
pop bp
ret
AliocError:
mov ax, OFFFFh
pop bp
ret
@XMSAlloc$qui ENDP
;Indicate Error
.**************************************************************************,
.************ ************
.************ XMSFreeMem ************
.************ ************
.**************************************************************************
PUBLIC @XMSFreeMem$qui
;Free a chunk of XMS memory
@XMSFreeMem$qui PROC FAR
push bp
mov bp, sp
mov dx, [bp+6]
mov ah, OAh
call dword ptr LXMSDriverAddr]
;Get Handle of memory to free
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pop bp
ret
@XMSFreeMem$qui ENOP
.**************************************************************************
.************ ************
.************ XMSLockMem ************
.************ ************
.**************************************************************************
PUBLIC @XMSLockMem$qui
;Lock a previously allocated chunck of memory. Stops it from being
;moved around. It also returns you the physical address of the memory
@XMSLockMem$qui PROC FAR
push bp
mov bp, sp
mov dx, [bp+6]
mov ah, OCh
call dword ptr LXMSOriverAddr]
cmp ax, 01h
je cool
OFFFFh
;Get Handle from stack
;Lock memory
mov ax,
pop bp
ret
cool:
mov ax, bx
pop bp
ret
@XMSLockMem$qui ENOP
.**************************************************************************,
.************,
.************,
.************
************
MSUnLockMem ************
************,
.**************************************************************************
PUBLIC @XMSUnLockMem$qui
;Unlocks the block of memory previously locked by XMSLockMem
@XMSUnLockMem$qui PROC FAR
push bp
mov bp, sp
mov dx, [bp+6] ;Get handle from stack
mov ah, OOh
call dword ptr LXMSOriverAddr]
pop bp
ret
@XMSUnLockMem$qui ENOP
.**************************************************************************
.************ ************
.************,
.************
EnableFlatReal ************
************
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.**************************************************************************,
PUBLIC @EnableFlatReal$qv
;This procedure sets up the flat real mode. It loads the minimal GOT
;and switches to PM, then it loads the ES, FS and GS registers with
;the 4MB limit selector
@EnableFlatReal$qv PROC FAR
mov word ptr LoadGOT[O), 16
mov ax, SEG GOT
movzx eax, ax
shl eax, 4
mov bx, OFFSET GOT
movzx ebx, bx
add eax, ebx
mov dword ptr LoadGOT[2), eax
;GOT has 16 bytes
;Get segment address of GOT
;Extend to 32 bits
;*16
;Get offset of GOT
;Extend to 32 bits
;Linear address
;Write base address of table into
Igdt pword ptr LoadGOT
mov bx, 08h
cli
push ds
mov eax, crO
or eax, 1
mov crO, eax
jmp CiearPipe1
CiearPipe1 :
mov fs, bx
mov gs, bx
moves, bx
and ai, OFEh
mov crO, eax
jmp CiearPipe2
ClearPipe2:
pop ds
sti
ret
@EnableFlatReal$qv ENOP
;memory
;Load the table
;BX points to entry 1
;No interrupt allowed
;Enable protected mode
;Clear execution Pipe
;Now switch back to real mode
;Clear Execution pipe again
;Enable interrupts again
.**************************************************************************
.************,
.************
************
TestMode ************
.************ ************
.**************************************************************************
PUBLIC @TestMode$qv
@TestMode$qv PROC FAR
push fs
push si
push di
xor ax, ax
mov fs, ax
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movedi, LBufferLinAddr]
mov eax, 40000h
;Start of memory allocated
;00 for 31Meg div 4 time
;7COOOOhvir 31 meg
Storeloop: ;40000h vir 1 meg
mov fs:[edi], eax
add edi, 4
dec eax
jnz Storeloop
movesi, LBufferLinAddr]
mov eax, 40000h
;Write double word in memory
;Advance to next location
;Repeat for whole memory
Readloop:
cmp fs:[esi], eax
jne ReadError
add esi, 4
dec eax
jnz Readloop
mov ax, 1
pop di
pop si
pop fs
ret
ReadError:
xor ax, ax
pop di
pop si
pop fs
ret
@TestMode$qv ENOP
;Start of memory allocated
;00 for 31Meg div 4 time
;7COOOOhvir 31 meg
;40000h vir 1 meg
;Same as was written?
;Advance to next location
;Repeat for whole memory
.**************************************************************************
.************ ************
.************ MemToHO ************
.************ ************
.**************************************************************************,
PUBLIC @MemToHO$qnuc
@MemToHO$qnuc PROC FAR
push bp
push si
push di
mov bp, sp
mov di, [bp+10]
mov ax, [bp+12]
moves, ax
xor ax, ax
mov fs, ax
movesi, LBufferLinAddr]
add esi, OataCounter
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mov [readcount], 4096
cid
loop1:
mov eax, fs:[esi]
stosd
add
dec
jz
jmp
klaar:
esi, 4
[readcount]
klaar
loop1
mov eax, 16384
add _DataCounter, eax
pop di
pop si
pop bp
ret 0
@MemToHD$qnuc ENDP
END
83 CAPTURE.ASM
EXTRN _BufferLinAddr : DWORD;
.MODEL LARGE
.386p
.DATA
BusNum
DevFun
BARO
AMBEF
AOMB
OMB
FIFO
MCSR
Temp
count
readcount
test
.CODE
public @Capture$qv
db
db
dd
dd
dd
dd
dd
dd
dd
dd
dd
DD
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;Clear direction flag
;EAX -> ES:[(E)DI]
o
o
o
o
o
o
o
o
o
o
o
o
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Public @SwitchOn$qv
Public @SwitchOff$qv
.***************************************************************************
@Capture$qv PROC FAR
push bp
push fs
push di
push es
push si
mov bp,sp
.***************************************************************************
PCI Bios installation check
AX=B101H
Ret: AH = 0 + CF clear => installed
.***************************************************************************
stc
mov ax, OB101H
int 1Ah
jb Error 1
cmp ah, 0
jne Error_2
.***************************************************************************
;Sets CF
;Jumps if CF not clear
;Checks if AH = 0
Find PCI device
AMCC card:
VlD: 1234
DID: 5678
AX = B102H
CX = DID
OX = VlD
SI = Device index (0) - The only one device with 1234 & 5678
.***************************************************************************
stc ;Sets the CF
mov ax, OB102H
mov cx, 5678H
mov dx, 1234H
mov si, 0
int 1AH
jb Error 3 ;Jumps if CF not clear
cmp ah, 0 ;Checks if AH = 0
je Good 1
cmp ah, 81H ;Unsupported function
je Error 4
cmp ah, 83H ;Bad vendor ID
je Error 5
cmp ah, 86H ;Device not fou nd
je Error 6
cmp ah, 87H ;Bad PCI register number
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je Error_7
jmp Error
Good 1:
;If something went wrong!
mov
mov
[BusNum], bh
[OevFun], bl
;Stores the Bus Number
;Stores the Oev Func
.***************************************************************************
Read configuration dword
AX = B10AH
BH = bus number
BL = devfunc
Ol = register number - 10H BARO
.***************************************************************************
stc ;Sets the CF
mov ax, OB10AH
mov bh, [BusNum]
mov bl, [OevFun]
mov di, 10H
int 1AH
jb Error 8 ;Jumps if CF not clear
cmp ah, 0 ;Checks if AH = 0
je Good 2
cmp ah, 81H ;Unsupported function
je Error 9_
cmp ah, 83H ;Bad vendor 10
je Error 10
cmp ah, 86H ;Oevice not found
je Error 11
cmp ah, 87H ;Bad PCI register number
je Error 12
jmp Error ;If something went wrong!
Good 2:
mov [BARO], ecx ;Stores the BARO
.***************************************************************************
Calculation of the adresses for the
AMBEF and AOMB
.***************************************************************************,
mov eax, [BARO] ;BARO & OxFFFFFFFE
and eax, OFFFFFFFEH
or eax, 10H ;eax I Ox10
mov [AOMB], eax ;Stores the AOMB
mov eax, [BARO] ;BARO & OxFFFFFFFE
and eax, OFFFFFFFEH
or eax, 34H ;eax I Ox34
mov [AMBEF], eax ;Stores the AMBEF
mov eax, [BARO] ;BARO & OxFFFFFFF
and eax, OFFFFFFFEH
or eax, OOH ;eax I OxOO
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[OMB], eax
eax, [BARO]
OFFFFFFFEH
eax, 20H
[FIFO], eax
eax, [BARO]
OFFFFFFFEH
eax, 3CH
mov [MCSR],
jmp DataCap
mov
mov
and eax,
or
mov
mov
and eax,
or
;Stores the OMB
;BARO & OxFFFFFFF
;eax I Ox20
;Stores the FIFO
;BARO & OxFFFFFFF
eax
;eax I Ox3C
;Stores the MCSR
Error:
.***************************************************************************
;Unknown error, something went wrong
mov ax,
jmp Fin
.***************************************************************************
OFFFFH
Error 1:
mov ax, 1
jmp Fin
.***************************************************************************
Error 2:
mov
jmp
;Installation check CF <> 0
;Installation check AH <> 0
ax, 2
Fin
.***************************************************************************
Error 3:
mov ax, 3
jmp Fin
.***************************************************************************
;Find device CF <> 0
Error 4:
mov ax,
jmp Fin
.***************************************************************************
4
;Find device: Unsupported function
;81H
Error 5:
mov ax,
jmp Fin
.***************************************************************************
5
;Find device: Bad vendor ID
;83H
Error 6:
mov ax,
jmp Fin
.***************************************************************************
6
;Find device: Device not found
;86H
Error 7:
mov ax,
jmp Fin
.***************************************************************************
7
;Find device: Device not found
;87H
Error 8:
mov ax, 8
jmp Fin
.***************************************************************************
;Config read CF <> 0
Appendix C. Software 182
Error 9:
mov ax,
jmp Fin
.***************************************************************************
9
;Config read: Unsupported function
;81H
Error 10:
mov ax,
jmp Fin
.***************************************************************************
10
;Config read: Sad vendor ID
;83H
Error 11:
mov ax,
jmp Fin
.***************************************************************************
11
;Config read: Device not found
;86H
Error 12:
mov ax,
jmp Fin
.***************************************************************************
12
;Config read: Device not found
;87H
.***************************************************************************
Fin
.***************************************************************************
Data capture part
.***************************************************************************
mov
out dx,
regread:
mov edx,
in eax,
and eax, 020H
Fin:
pop si
pop es
pop di
pop fs
pop bp
ret
DataCap:
xor ax,
mov fs,
movedi,
cid
cli
mov
cmp
jz
mov
ax
ax
LSufferLinAddr] ;Start of memory allocated
;Clear direction flag
;Disables int
;Make sure that board is switched
off
edx, [OMS]
eax, OFFFFFFFFH
eax
[MCSR]
dx
;Reads the status register
eax,
100p1
edx,
020H
;Mask bit 6 to determine if FIFO is
;empty
in eax,
jmp regread
[FIFO]
dx
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cmp
jne loop2
dec [count]
jz klaar
mov dx, word ptr [AOMB]
in eax, dx
mov [readcount], 4
mov dx, word ptr [FIFO]
loop3:
mov
add edi,
stosd
dec [readcount]
jz loop2
jmp loop3
klaar:
mov
mov
out dx,
sti
mov ax, 0
jmp Fin
@Capture$qv ENDP
.***************************************************************************
loop1:
mov
mov
out dx,
mov
loop2:
mov
in
and
in
edx, [OMB]
eax, OFFFFFFF5H
eax
[count], 10001 h ;Counterto get (7COOOOh* 32)/4 bits
;1F0001 h vir 31 meg
;10001h vir 1 meg
eax,
dx, word ptr [AMBEF]
eax, dx
OFOOOOH
eax, OFOOOOH
eax, dx
fs:[edi],
4
eax
;EAX -> ES:[(E)DI]
edx, [OMB]
eax, OFFFFFFFFH
eax
;Enables int
,
@SwitchOn$qv PROC
push bp
bp,sp
.***************************************************************************
mov
PCI Bios installation check
AX = B101H
Ret: AH = 0 + CF clear => installed
.***************************************************************************
stc
mov
int 1Ah
jb
;Sets CF
ax, OB101H
OnError 1 ;Jumps if CF not clear
Appendix C. Software 184
cmp ah, 0
jne OnError_2
.***************************************************************************
;Checks if AH = 0
Find PCI device
AMCC card:
VlD: 1234
DID: 5678
AX = B102H
CX = DID
OX = VlD
SI = Device index (0) - The only one device with 1234 & 5678
.***************************************************************************
stc
mov ax,
mov cx,
mov dx,
mov si,
int 1AH
jb OnError 3
cmp ah,
je OnGood 1
cmp ah,
je OnError_ 4
cmp ah,
je OnError_5
cmp ah,
je OnError_6
cmp ah,
je OnError_7
jmp OnError
OnGood 1:
;Sets the CF
OB102H
5678H
1234H
o
o
;Jumps if CF not clear
;Checks if AH = 0
81H ;Unsupported function
83H ;Bad vendor ID
86H ;Device not found
87H ;Bad PCI register number
;If something went wrong!
mov
mov
[BusNum], bh
[DevFun], bl
;Stores the Bus Number
;Stores the Dev Func
.***************************************************************************
Read configuration dword
AX = B10AH
BH = bus number
BL = devfunc
DI = register number - 10H BARO
.***************************************************************************
stc
mov ax, OB10AH
mov bh, [BusNum]
mov bl, [DevFun]
mov di, 10H
int 1AH
jb OnError 8
;Sets the CF
;Jumps if CF not clear
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cmp ah, 0
je OnGood 2
cmp ah, 81H
je OnError_9
cmp ah, 83H
je OnError_10
cmp ah, 86H
je OnError_11
cmp ah, 87H
je OnError_12
jmp OnError
OnGood 2:
;Checks if AH = 0
;Unsupported function
;Bad vendor ID
;Oevice not found
;Bad PCI register number
;If something went wrong!
mov [BARO], ecx ;Stores the BARO
.***************************************************************************
Calculation of the adresses for the
AMBEF and AOMB
.***************************************************************************
mov eax, [BARO] ;BARO & OxFFFFFFFE
and eax, OFFFFFFFEH
or eax, 10H ;eax I Ox10
mov [AOMB], eax ;Stores tha AOMB
mov eax, [BARO] ;BARO & OxFFFFFFFE
and eax, OFFFFFFFEH
or eax, 34H ;eax I Ox34
mov [AMBEF], eax ;Stores tha AMBEF
mov eax, [BARO] ;BARO & OxFFFFFFF
and eax, OFFFFFFFEH
or eax, OOH ;eax I OxOO
mov [OMB], eax ;Stores the OMB
jmp OnOataCap
.***************************************************************************
OnError:
mov ~esij, OFFFFFFFFH
jmp OnFin
.***************************************************************************
;Unknown error, something went wrong
OnError 1:
mov [test], 1
jmp OnFin
.***************************************************************************
;Installation check CF <> 0
OnError 2:
mov eax, 2
mov [test], eax
jmp OnFin
.***************************************************************************
;Installation check AH <> 0
OnError 3:
mov eax, 3
mov [test], eax
;Find device CF <> 0
jmp OnFin
.***************************************************************************
OnError 4:
mov eax,
mov [test],
jmp OnFin
.***************************************************************************
OnError 5:
mov eax,
mov [test], eax
jmp OnFin
.***************************************************************************
OnError 6:
mov eax,
mov [test],
jmp OnFin
.***************************************************************************
OnError 7:
mov eax,
mov [test],
jmp OnFin
.***************************************************************************
OnError 8:
mov eax, 8
mov [test], eax
[mp OnFin
.***************************************************************************
OnError 9:
mov eax,
mov [test],
jrnp OnFin
.***************************************************************************
OnError 10:
mov eax,
mov [test], eax
jmp OnFin
.***************************************************************************
OnError 11:
mov eax,
mov [test],
jmp OnFin
.***************************************************************************
OnError 12:
mov eax,
mov [test],
jrnp OnFin
.***************************************************************************
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;Find device: Unsupported function
4 ; 81H
eax
5
;Find device: Bad vendor ID
;83H
6
;Find device: Device not found
;86H
eax
7
;Find device: Device not found
;87H
eax
;Config read CF <> 0
9
;Config read: Unsupported function
;81H
eax
10
;Config read: Bad vendor ID
;83H
11
;Config read: Device not found
;86H
eax
12
;Config read: Device not found
;87H
eax
stc
mov ax, OB102H
mov cx, 5678H
mov dx, 1234H
;Sets the CF
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OnFin:
mov bx, [bp+6]
mov ax, [bp+8]
mov es, ax
mov eax, [test]
mov es:[bx], eax
pop bp
ret
.***************************************************************************
Data capture part
.***************************************************************************
OnDataCap:
mov edx,
mov eax,
out dx, eax
mov [test], 0
jmp OnFin
@SwitchOn$qv ENDP
.***************************************************************************
[OMB]
OFFFFFFF5H
@SwitchOff$qv PROC
push bp
mov bp,sp
.***************************************************************************
PCI Bios installation check
AX=B101H
Ret: AH = 0 + CF clear => installed
.***************************************************************************
stc
mov ax, OB101H
int 1Ah
jb Off Error 1
cmp ah, 0; Checks if AH = 0
jne OffError_2
.***************************************************************************
;Sets CF
;Jumps if CF not clear
Find PCI device
AMCC card:
VlD: 1234
DID: 5678
AX = B102H
CX = DID
OX = VlD
SI = Device index (0) - The only one device with 1234 & 5678
.***************************************************************************
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mov si, 0
int 1AH
jb Off Error 3
cmp ah, 0
je OffGood 1
cmp ah, 81H
je Off Error_4
cmp ah, 83H
je OffError_5
cmp ah, 86H
je OffError_6
cmp ah, 87H
je OffError_7
jmp Off Error
OffGood 1:
;Jumps if CF not clear
;Checks if AH = 0
;Unsupported function
;Bad vendor 10
;Oevice not found
;Bad PCI register number
;If something went wrong!
mov
mov
[BusNum], bh
[OevFun], bl
;Stores the Bus Number
;Stores the Oev Func
.***************************************************************************
Read configuration dword
AX. = B10AH
BH = bus number
BL = devfunc
DI = register number - 10H BARO
.***************************************************************************
stc ;Sets the CF
mov ax, OB10AH
mov bh, [BusNum]
mov bl, [OevFun]
mov di, 10H
int 1AH
jb Off Error 8 ;Jumps if CF not clear
cmp ah, 0 ;Checks if AH = 0
je OffGood 2
cmp ah, 81H ;Unsupported function
je Off Error 9
cmp ah, 83H ;Bad vendor ID
je Off Error 10
cmp ah, 86H ;Oevice not found
je Off Error 11
cmp ah, 87H ;Bad PCI register number
je Off Error 12
jmp Off Error ;If something went wrong!
OffGood 2:
mov [BARO], ecx ;Stores the BARO
.***************************************************************************
Calculation of the adresses for the
AMBEF and AOMB
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.***************************************************************************
mov
and eax,
or
mov
mov
and eax,
or
mov
mov
and eax,
eax, [BARO]
OFFFFFFFEH
10H
;BARO & OxFFFFFFFE
eax,
[AOMB], eax
[BARO]
OFFFFFFFEH
34H
;eax I Ox10
;Stores tha AOMB
;BARO & OxFFFFFFFEeax,
eax,
[AMBEF], eax
[BARO]
OFFFFFFFEH
OOH
;eax I Ox34
;Stores tha AMBEF
;BARO & OxFFFFFFFeax,
or eax,
mov [OMB],
jmp OffDataCap
eax
;eax I OxOO
;Stores the OMB
.***************************************************************************
Off Error:
mov ~es~, OFFFFFFFFH
jmp Off Fin
.***************************************************************************
;Unknown error, something went wrong
Off Error 1:
mov [test], 1
jmp Off Fin
.***************************************************************************
;Installation check CF <> 0
Off Error 2:
mov eax, 2
mov [test], eax
jmp Off Fin
.***************************************************************************
;Installation check AH <> 0
Off Error 3:
mov eax, 3
mov [test], eax
jmp Off Fin
.***************************************************************************
;Find device CF <> 0
Off Error 4:
mov eax,
mov [test],
jmp Off Fin
.***************************************************************************
4
;Find device: Unsupported function
;81H
eax
Off Error 5:
mov eax, 5
mov [test], eax
jmp Off Fin
.***************************************************************************
;Find device: Bad vendor ID
;83H
Off Error 6:
mov eax,
mov [test],
jmp Off Fin
6
eax
;Find device: Device not found
;86H
.***************************************************************************
Off Error 7:
mov eax,
mov [test],
jmp Off Fin
.***************************************************************************
Off Error 8:
mov eax, 8
mov [test], eax
jmp Off Fin
.***************************************************************************
Off Error 9:
mov eax,
mov [test],
jmp Off Fin
.***************************************************************************
OffError 10:
mov eax,
mov [test], eax
jmp Off Fin
.***************************************************************************
OffError 11:
mov eax,
mov [test],
jmp Off Fin
.***************************************************************************
OffError 12:
mov eax,
mov [test],
jmp Off Fin
.***************************************************************************
Off Fin:
mov bx, [bp+6]
mov ax, [bp+8]
mov es, ax
mov eax, [test]
mov es:[bx], eax
pop bp
ret
.***************************************************************************
Data capture part
.***************************************************************************
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OffDataCap:
mov
mov
out dx,
mov
edx,
eax,
eax
[test], 0
190
7
;Find device: Device not found
;87H
eax
;Config read CF <> 0
9
;Config read: Unsupported function
;81H
eax
10
;Config read: Bad vendor ID
;83H
11
;Config read: Device not found
;86H
eax
12
;Config read: Device not found
;87H
eax
[OMB]
OFFFFFFFFH
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jmp Off Fin
@SwitchOff$qv ENDP
END
All the files are provided on the attached CD, under \SOFTWARE\.
Table 0.1 SPD EEPROM data format
Appendix D
Serial presence detect (SPD)
Byte Function Implementation
Number
0 Defines number of bytes written into serial Required
memory at module manufacturer
1 Total number of bytes of SPD memory device Required
2 Fundamental memory type (FPM, EDO, Required
SDRAM ..)
3 Number of row addresses on this assembly Required
(includes Mixed-size Row addresses)
4 Number Column Addresses on this assembly Required
(includes Mixed-size Col addresses)
5 Module Rows on this assembly Required
6 Data Width of this assembly Required
7 Module Data Width continuation Required
8 Voltage interface standard of this assembly Required
9 SDRAM Cycle time, CL=X (highest CAS latency) Required
10 SDRAM Access from Clock (highest CAS latency) Required
11 DIMM Configuration type (non-parity, ECC) Required
12 Refresh RatelType Required
13 Primary SDRAM Width Required
14 Error Checking SDRAM width Required
15 Minimum Clock Delay Back to Back Random Required
Column Address
16 Burst Lengths Supported Required
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17 Number of Banks on Each SDRAM Device Required
18 CAS# Latencies Supported Required
19 CS# Latency Required
20 Write Latency Required
21 SDRAM Module Attributes Required
22 SDRAM Device Attributes: General Required
23 Min SDRAM Cycle time at CL X-1 (2nd highest Required
CAS latency)
24 SDRAM Access from Clock at CL X-1 (2nd Required
highest CAS latency)
25 Min SDRAM Cycle time at CL X-2 (3rd highest Optional
CAS latency)
26 Max SDRAM Access from Clock at CL X-2 (3nd Optional
highest CAS latency)
27 Min Row Precharge Time (Trp) Required
28 Min Row Active to Row Active (Trrd) Required
29 Min RAS to CAS Delay (Trcd) Required
30 Minimum RAS Pulse Width (Tras) Required
31 Density of each rowan module (mixed, non- Required
mixed sizes)
32 Command and Address signal input setup time Required
33 Command and Address signal input hold time Required
34 Data signal input setup time Required
35 Data signal input hold time Required
36-61 Superset Information (may be used in future)
62 SPD Data Revision Code Required
63 Checksum for bytes 0-62 Required
64-71 Manufacturer's JEDEC ID code per JEP-1 OBE Optional
72 Manufacturing Location Optional
73-90 Manufacturer's Part Number Optional
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91-92 Revision Code Optional
93-94 Manufacturing Date Optional
95-98 Assembly Serial Number Optional
99-125 Manufacturer Specific Data Optional
126 Intel specification frequency Required
127 Intel Specification CAS# Latency support Required
128+ Unused storage locations
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Appendix E
DIMM
E1 Pinout
Table E.1 OIMM pinout
PIN SYMBOL PIN SYMBOL PIN SYMBOL PIN SYMBOL
1 VSS 43 VSS 85 VSS 127 VSS
2 000 44 ONU 86 0032 128 CKEO
3 001 45 S2# 87 0033 129 S3#
4 002 46 00MB2 88 0034 130 00MB6
5 003 47 00MB3 89 0035 131 00MB7
6 VOO 48 ONU 90 VOO 132 NC (A13)
7 004 49 VOO 91 0036 133 VOO
8 005 50 NC 92 0037 134 NC
9 006 51 NC 93 0038 135 NC
10 007 52 CB2 94 0039 136 CB6
11 008 53 CB3 95 0040 137 CB7
12 VSS 54 VSS 96 VSS 138 VSS
13 009 55 0016 97 0041 139 0048
14 0010 56 0017 98 0042 140 0049
15 0011 57 0018 99 0043 141 0050
16 0012 58 0019 100 0044 142 0051
17 0013 59 VOO 101 0045 143 VOO
18 VOO 60 0020 102 VOO 144 0052
19 0014 61 NC 103 0046 145 NC
20 0015 62 NC 104 0047 146 NC
21 CBO 63 NC (CKE1) 105 CB4 147 REGE
22 CB1 64 VSS 106 CB5 148 VSS
23 VSS 65 0021 107 VSS 149 0053
24 NC 66 0022 108 NC 150 0054
25 NC 67 0023 109 NC 151 0055
26 VOO 68 VSS 110 VOO 152 VSS
27 WE# 69 0024 111 CAS# 153 0056
28 OOMBO 70 0025 112 00MB4 154 0057
29 00MB1 71 0026 113 00MB5 155 0058
30 SO# 72 0027 114 S1# 156 0059
31 ONU 73 VOO 115 RAS# 157 VOO
32 VSS 74 0028 116 VSS 158 0060
33 AO 75 0029 117 A1 159 0061
Appendix E. DIMM 196
34 A2 76 DQ30 118 A3 160 DQ62
35 A4 77 DQ31 119 A5 161 DQ63
36 A6 78 VSS 120 A7 162 VSS
37 A8 79 CK2 121 A9 163 CK3
38 A10 80 NC 122 BAO 164 NC
39 BA1 81 WP 123 A11 165 SAO
40 VDD 82 SDA 124 VDD 166 SA1
41 VDD 83 SCl 125 CK1 167 SA2
42 CKO 84 VDD 126 NC (A12) 168 VDD
E2 Functional description
Table E.2 Functional description
Symbol Type Description
RAS#, Input Command Inputs: RAS#, CAS# and WE# (along with
CAS#, SO#-S3#) define the command being entered.
WE#
CKO-CK3 Input Clock: CKO-CK3 are driven by the system clock. All
SDRAM input signals are sampled on the positive edge
of CK. CK also increments the internal burst counter and
controls the output registers.
CKEO Input Clock Enable: CKEO activates (HIGH) and deactivates
(lOW) the CKO-CK3 signals. Deactivating the clock
provides POWER-DOWN and SELF REFRESH
operation (all banks idle) or CLOCK SUSPEND
operation (burst access in progress). CKEO is
synchronous except after the device enters power-down
and self refresh modes, where CKEO becomes
asynchronous until after exiting the same mode. The
input buffers, including CKO-CK3, are disabled during
power-down and self refresh modes, providing low
standby power.
SO#-S3# Input Chip Select: SO#-S3# enable (registered lOW) and
disable (registered HIGH) the command decoder. All
commands are masked when SO#-S3# are registered
HIGH. SO#-S3#are considered part of the command
code.
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DOMBO- Input Input/Output Mask: DOMB is an input mask signal for
DOMB? write accesses and an output enable signal for read
accesses. Input data is masked when DOMB is sampled
HIGH during a WRITE cycle. The output buffers are
placed in a High-Z state (two-clock latency) when DOMB
is sampled HIGH during a READ cycle.
BAO, BA1 Input Bank Address: BAO and BA1 define to which bank the
ACTIVE, READ, WRITE or PRECHARGE command is
being applied.
AO-A11 Input Address Inputs: AO-A11 are sampled during the ACTIVE
command (row-address AO-A11) and READIWRITE
command (column-address AO-A9, with A10 defining
AUTO PRECHARGE) to select one location out of the
memory array in the respective bank. A10 is sampled
during a PRECHARGE command to determine if both
banks are to be precharged (A10 HIGH). The address
inputs also provide the op-code during a lOAD MODE
REGISTER command.
000- Input/ Data I/O: Data bus.
0063 Output
CBO-CB? Input/ Check Bits.
Output
VOD Supply Power Supply: +3.3V ±0.3V.
VSS Supply Ground.
WP Input Write Protect: Serial presence-detect hardware write
protect.
SOA Input/ Serial Presence-Detect Data: SOA is a bidirectional pin
Output used to transfer addresses and data into and data out of
the presence-detect portion of the module.
SCl Input Serial Clock for Presence-Detect: SCl is used to
synchronize the presence-detect data transfer to and
from the module.
SAO-SA2 Input Presence-Detect Address Inputs: These pins are used
to configure the presence-detect device.
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REGE Input Register Enable.
DNU - Do Not Use: These pins are not connected on this
module but are assigned pins on the compatible DRAM
version.
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